JP4471480B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP4471480B2 JP4471480B2 JP2000317991A JP2000317991A JP4471480B2 JP 4471480 B2 JP4471480 B2 JP 4471480B2 JP 2000317991 A JP2000317991 A JP 2000317991A JP 2000317991 A JP2000317991 A JP 2000317991A JP 4471480 B2 JP4471480 B2 JP 4471480B2
- Authority
- JP
- Japan
- Prior art keywords
- mos transistor
- electrode
- main electrode
- region
- oxide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/112—Field plates comprising multiple field plate segments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/763—Polycrystalline semiconductor regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/836—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET] comprising EDMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76286—Lateral isolation by refilling of trenches with polycristalline material
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Thin Film Transistor (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000317991A JP4471480B2 (ja) | 2000-10-18 | 2000-10-18 | 半導体装置 |
| US09/835,445 US6603176B2 (en) | 2000-10-18 | 2001-04-17 | Power semiconductor device for power integrated circuit device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000317991A JP4471480B2 (ja) | 2000-10-18 | 2000-10-18 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002124681A JP2002124681A (ja) | 2002-04-26 |
| JP2002124681A5 JP2002124681A5 (enExample) | 2006-03-16 |
| JP4471480B2 true JP4471480B2 (ja) | 2010-06-02 |
Family
ID=18796689
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000317991A Expired - Fee Related JP4471480B2 (ja) | 2000-10-18 | 2000-10-18 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6603176B2 (enExample) |
| JP (1) | JP4471480B2 (enExample) |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4590884B2 (ja) * | 2003-06-13 | 2010-12-01 | 株式会社デンソー | 半導体装置およびその製造方法 |
| KR20060132808A (ko) * | 2003-09-22 | 2006-12-22 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | 전계 효과 장치 및 초음파 장치 |
| WO2005031876A1 (en) * | 2003-09-30 | 2005-04-07 | Koninklijke Philips Electronics, N.V. | Lateral thin-film soi device having a field plate with isolated metallic regions |
| JP4654574B2 (ja) * | 2003-10-20 | 2011-03-23 | トヨタ自動車株式会社 | 半導体装置 |
| FR2863773B1 (fr) * | 2003-12-12 | 2006-05-19 | Atmel Grenoble Sa | Procede de fabrication de puces electroniques en silicium aminci |
| US20060255401A1 (en) * | 2005-05-11 | 2006-11-16 | Yang Robert K | Increasing breakdown voltage in semiconductor devices with vertical series capacitive structures |
| JP4864344B2 (ja) * | 2005-05-16 | 2012-02-01 | パナソニック株式会社 | 半導体装置 |
| US20070012983A1 (en) * | 2005-07-15 | 2007-01-18 | Yang Robert K | Terminations for semiconductor devices with floating vertical series capacitive structures |
| JP4863665B2 (ja) * | 2005-07-15 | 2012-01-25 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
| JP4984579B2 (ja) * | 2006-03-10 | 2012-07-25 | 株式会社日立製作所 | 高耐圧半導体集積回路装置 |
| EP1863081A3 (en) | 2006-03-10 | 2008-03-05 | Hitachi, Ltd. | Dielectric material separated-type, high breakdown voltage semiconductor circuit device, and production method thereof |
| US7605446B2 (en) * | 2006-07-14 | 2009-10-20 | Cambridge Semiconductor Limited | Bipolar high voltage/power semiconductor device having first and second insulated gated and method of operation |
| JP4616856B2 (ja) * | 2007-03-27 | 2011-01-19 | 株式会社日立製作所 | 半導体装置、及び半導体装置の製造方法 |
| JP2008016863A (ja) * | 2007-08-31 | 2008-01-24 | Denso Corp | 縦型ホール素子 |
| JP4797203B2 (ja) * | 2008-12-17 | 2011-10-19 | 三菱電機株式会社 | 半導体装置 |
| JP2011029466A (ja) * | 2009-07-28 | 2011-02-10 | Hitachi Ltd | 半導体装置 |
| US8803232B2 (en) | 2011-05-29 | 2014-08-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | High voltage and ultra-high voltage semiconductor devices with increased breakdown voltages |
| CN102683262A (zh) * | 2012-04-28 | 2012-09-19 | 东南大学 | 一种基于绝缘体上硅的高压隔离结构 |
| CN103117307A (zh) * | 2013-01-24 | 2013-05-22 | 东南大学 | 一种高可靠性p型绝缘体上硅横向双扩散场效应晶体管 |
| US9607978B2 (en) * | 2013-01-30 | 2017-03-28 | Microchip Technology Incorporated | ESD-protection circuit for integrated circuit device |
| EP2930743B1 (en) * | 2014-04-11 | 2016-09-21 | Nxp B.V. | Semiconductor isolation structure |
| JP6729487B2 (ja) * | 2017-05-15 | 2020-07-22 | 三菱電機株式会社 | 半導体装置、半導体装置の製造方法、および電力変換装置 |
| US10790365B2 (en) * | 2018-02-23 | 2020-09-29 | Vanguard International Semiconductor Corporation | Lateral diffused metal oxide semiconductor field effect transistor |
| CN112993006B (zh) * | 2019-12-12 | 2022-08-12 | 珠海格力电器股份有限公司 | 一种终端结构、其制作方法及电子器件 |
| JP2021129053A (ja) * | 2020-02-14 | 2021-09-02 | ローム株式会社 | 半導体装置 |
| EP4174922A1 (en) * | 2021-10-29 | 2023-05-03 | Infineon Technologies Austria AG | High-voltage semiconductor device |
| EP4220697A1 (en) * | 2022-01-27 | 2023-08-02 | Infineon Technologies Austria AG | Semiconductor device with trench isolation structures in a transition region and method of manufacturing |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5874768A (en) * | 1994-06-15 | 1999-02-23 | Nippondenso Co., Ltd. | Semiconductor device having a high breakdown voltage |
| JP3378135B2 (ja) * | 1996-02-02 | 2003-02-17 | 三菱電機株式会社 | 半導体装置とその製造方法 |
| JP3575908B2 (ja) * | 1996-03-28 | 2004-10-13 | 株式会社東芝 | 半導体装置 |
| JP3958404B2 (ja) * | 1997-06-06 | 2007-08-15 | 三菱電機株式会社 | 横型高耐圧素子を有する半導体装置 |
| JP3111947B2 (ja) * | 1997-10-28 | 2000-11-27 | 日本電気株式会社 | 半導体装置、その製造方法 |
| US6133610A (en) * | 1998-01-20 | 2000-10-17 | International Business Machines Corporation | Silicon-on-insulator chip having an isolation barrier for reliability and process of manufacture |
| US6150697A (en) * | 1998-04-30 | 2000-11-21 | Denso Corporation | Semiconductor apparatus having high withstand voltage |
-
2000
- 2000-10-18 JP JP2000317991A patent/JP4471480B2/ja not_active Expired - Fee Related
-
2001
- 2001-04-17 US US09/835,445 patent/US6603176B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2002124681A (ja) | 2002-04-26 |
| US20020043699A1 (en) | 2002-04-18 |
| US6603176B2 (en) | 2003-08-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4471480B2 (ja) | 半導体装置 | |
| US6439514B1 (en) | Semiconductor device with elements surrounded by trenches | |
| CN100576542C (zh) | 绝缘栅型半导体装置 | |
| KR100315128B1 (ko) | 금속교차선이없이레벨쉬프트동작을하는레벨쉬프트회로,모스페트장치및고전압집적회로 | |
| US6130458A (en) | Power IC having SOI structure | |
| US7655979B2 (en) | High voltage gate driver integrated circuit including high voltage junction capacitor and high voltage LDMOS transistor | |
| US20020179974A1 (en) | High-voltage semiconductor device | |
| US8390032B2 (en) | Depletion mode field effect transistor for ESD protection | |
| JP3730394B2 (ja) | 高耐圧半導体装置 | |
| US7999333B2 (en) | Semiconductor device | |
| JP3654872B2 (ja) | 高耐圧半導体装置 | |
| JP2008547223A (ja) | バルク抵抗制御技法 | |
| JPH10313064A (ja) | 半導体装置 | |
| KR100802461B1 (ko) | 반도체 장치 | |
| KR19990045214A (ko) | 유전체 분리형 반도체 장치 | |
| US7473974B2 (en) | Semiconductor circuit device including a protection circuit | |
| US20080006847A1 (en) | Semiconductor protective structure for electrostatic discharge | |
| JPH1065018A (ja) | 半導体装置 | |
| JP2004006555A (ja) | 半導体装置 | |
| JP2004363477A (ja) | 絶縁ゲート型半導体装置 | |
| JP4479041B2 (ja) | 半導体装置及びその製造方法 | |
| JP2007258501A (ja) | 誘電体分離型半導体装置及びその製造方法 | |
| JP4682533B2 (ja) | 半導体装置 | |
| JP2002094033A (ja) | 半導体装置 | |
| US20240128187A1 (en) | Semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060201 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060201 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090216 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20091113 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091124 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100113 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100302 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100302 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130312 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130312 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140312 Year of fee payment: 4 |
|
| LAPS | Cancellation because of no payment of annual fees |