JP4380386B2 - 半導体素子の内部電圧発生回路 - Google Patents
半導体素子の内部電圧発生回路 Download PDFInfo
- Publication number
- JP4380386B2 JP4380386B2 JP2004099043A JP2004099043A JP4380386B2 JP 4380386 B2 JP4380386 B2 JP 4380386B2 JP 2004099043 A JP2004099043 A JP 2004099043A JP 2004099043 A JP2004099043 A JP 2004099043A JP 4380386 B2 JP4380386 B2 JP 4380386B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- internal voltage
- discharge
- output stage
- generation circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dram (AREA)
- Logic Circuits (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
- Control Of Electrical Variables (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
30 … 電圧分配器
40 … 放電駆動部
50 … 第1放電駆動部
Claims (7)
- 出力段からフィードバックされた内部電圧と基準電圧との電位を比較するための比較手段と、
前記比較手段の出力信号に応答して前記出力段をプルアップ駆動するためのプルアップ駆動手段と、
前記内部電圧の電位に応答して、前記内部電圧の電位が所定のターゲットレベル以上である間に前記出力段を放電駆動するための第1放電駆動手段と、
電源電圧端の電圧レベルの変化に従って線形的に変化する放電制御信号に応答して前記出力段を放電駆動するための第2放電駆動手段と
を備えてなる半導体メモリ素子の内部電圧発生回路。 - 請求項1に記載の半導体メモリ素子の内部電圧発生回路において、
前記第1放電駆動手段は、前記出力段と接地電圧端との間に直列に接続された複数の能動負荷を備えてなる
ことを特徴とする回路。 - 請求項2に記載の半導体メモリ素子の内部電圧発生回路において、
前記第1放電駆動手段は、前記出力段と接地電圧端との間に直列に接続され、それぞれダイオード接続された複数のNMOSトランジスタを備えてなる
ことを特徴とする回路。 - 請求項1に記載の半導体メモリ素子の内部電圧発生回路において、
前記第2放電駆動手段は、
前記電源電圧を一定の割合で分配して前記放電制御信号を生成するための電圧分配器と、
前記放電制御信号に応答して前記出力段を放電駆動するための放電駆動部を備えてなる
ことを特徴とする回路。 - 請求項4に記載の半導体メモリ素子の内部電圧発生回路において、
前記電圧分配器は、前記電源電圧端と接地電圧端との間に設けられた第1及び第2抵抗を備えてなる
ことを特徴とする回路。 - 請求項5に記載の半導体メモリ素子の内部電圧発生回路において、
前記放電駆動部は、前記出力段と前記接地電圧端との間に接続され、前記放電制御信号をゲート入力とするNMOSトランジスタを備えてなる
ことを特徴とする回路。 - 請求項1に記載の半導体メモリ素子の内部電圧発生回路において、
前記プルアップ駆動手段は、前記電源電圧端と前記出力段との間に接続され、前記比較手段の出力信号をゲート入力とするPMOSトランジスタを備えてなる
ことを特徴とする回路。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030099597A KR100605589B1 (ko) | 2003-12-30 | 2003-12-30 | 반도체 소자의 내부전압 발생회로 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005196727A JP2005196727A (ja) | 2005-07-21 |
JP4380386B2 true JP4380386B2 (ja) | 2009-12-09 |
Family
ID=34698707
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004099043A Expired - Fee Related JP4380386B2 (ja) | 2003-12-30 | 2004-03-30 | 半導体素子の内部電圧発生回路 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7068547B2 (ja) |
JP (1) | JP4380386B2 (ja) |
KR (1) | KR100605589B1 (ja) |
CN (1) | CN1637946B (ja) |
TW (1) | TWI301976B (ja) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100695419B1 (ko) * | 2004-11-04 | 2007-03-15 | 주식회사 하이닉스반도체 | 내부전원 발생장치 |
US7417903B2 (en) * | 2005-09-29 | 2008-08-26 | Hynix Semiconductor Inc. | Core voltage generator and method for generating core voltage in semiconductor memory device |
KR100925391B1 (ko) * | 2008-04-18 | 2009-11-09 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 디스차지 회로 |
KR100941630B1 (ko) * | 2008-04-24 | 2010-02-11 | 주식회사 하이닉스반도체 | 내부전압 제어회로 및 방법 |
KR100937950B1 (ko) | 2008-05-09 | 2010-01-21 | 주식회사 하이닉스반도체 | 내부전압 방전회로 및 제어방법 |
JP2010176731A (ja) * | 2009-01-27 | 2010-08-12 | Toshiba Corp | 不揮発性半導体メモリ |
CN101814321B (zh) * | 2009-02-23 | 2015-11-25 | 台湾积体电路制造股份有限公司 | 存储器功率选通电路及方法 |
KR20110024912A (ko) | 2009-09-03 | 2011-03-09 | 삼성전자주식회사 | 내부 전압 발생 회로 및 그를 이용한 반도체 메모리 장치 |
KR101094383B1 (ko) * | 2009-12-14 | 2011-12-15 | 주식회사 하이닉스반도체 | 내부전압 발생기 |
CN101908365B (zh) * | 2010-07-30 | 2015-03-18 | 上海华虹宏力半导体制造有限公司 | 电压产生电路以及存储器 |
JP2014206861A (ja) * | 2013-04-12 | 2014-10-30 | 富士電機株式会社 | レギュレータ回路およびレギュレータを形成した半導体集積回路装置 |
KR102246878B1 (ko) * | 2014-05-29 | 2021-04-30 | 삼성전자 주식회사 | 반도체 메모리 장치, 이를 포함하는 메모리 모듈, 및 이를 포함하는 메모리 시스템 |
US9917513B1 (en) * | 2014-12-03 | 2018-03-13 | Altera Corporation | Integrated circuit voltage regulator with adaptive current bleeder circuit |
KR102515455B1 (ko) * | 2016-02-26 | 2023-03-30 | 에스케이하이닉스 주식회사 | 내부 전압 생성 회로 및 이를 이용하는 시스템 |
CN107621847A (zh) * | 2017-09-19 | 2018-01-23 | 中颖电子股份有限公司 | 一种上拉加速电路 |
KR102501696B1 (ko) * | 2018-06-18 | 2023-02-21 | 에스케이하이닉스 주식회사 | 전압 클램핑 회로, 이를 포함하는 반도체 장치 및 반도체 시스템 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3447068B2 (ja) | 1992-05-29 | 2003-09-16 | 三菱電機株式会社 | 半導体集積回路の内部電圧発生装置 |
US5394077A (en) * | 1993-04-30 | 1995-02-28 | Kabushiki Kaisha Toshiba | Internal power supply circuit for use in a semiconductor device |
JP3569310B2 (ja) * | 1993-10-14 | 2004-09-22 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
JPH08307225A (ja) | 1995-05-02 | 1996-11-22 | Matsushita Electron Corp | 半導体集積回路装置の初期化回路 |
KR0149577B1 (ko) | 1995-06-12 | 1998-12-01 | 김광호 | 반도체 메모리 장치의 내부 전원전압 발생회로 |
JP3707888B2 (ja) | 1996-02-01 | 2005-10-19 | 株式会社日立製作所 | 半導体回路 |
JP3234153B2 (ja) * | 1996-04-19 | 2001-12-04 | 株式会社東芝 | 半導体装置 |
KR100207507B1 (ko) | 1996-10-05 | 1999-07-15 | 윤종용 | 반도체 내부 전원 제어 장치 |
KR100266901B1 (ko) | 1997-09-04 | 2000-10-02 | 윤종용 | 내부 전원 전압 발생 회로 및 그것을 이용한 반도체 메모리 장치 |
JP3247647B2 (ja) * | 1997-12-05 | 2002-01-21 | 株式会社東芝 | 半導体集積回路装置 |
KR100267011B1 (ko) * | 1997-12-31 | 2000-10-02 | 윤종용 | 반도체 메모리 장치의 내부 전원 전압 발생 회로 |
FR2778964B3 (fr) * | 1998-05-20 | 2001-01-19 | Qualetude Sa | Dispositif pour le raccordement de deux elements tubulaires, element tubulaire raccordable et procede de fabrication |
KR100295055B1 (ko) | 1998-09-25 | 2001-07-12 | 윤종용 | 전압조정이가능한내부전원회로를갖는반도체메모리장치 |
JP2001216780A (ja) | 2000-01-31 | 2001-08-10 | Fujitsu Ltd | 半導体装置の駆動電力供給方法、半導体装置、半導体記憶装置の駆動電力供給方法及び半導体記憶装置 |
KR100353538B1 (ko) * | 2000-10-24 | 2002-09-27 | 주식회사 하이닉스반도체 | 반도체 장치의 전압 발생 조절 회로 |
US6522193B2 (en) | 2000-12-19 | 2003-02-18 | Hynix Semiconductor Inc. | Internal voltage generator for semiconductor memory device |
JP3868756B2 (ja) | 2001-04-10 | 2007-01-17 | シャープ株式会社 | 半導体装置の内部電源電圧発生回路 |
KR100399437B1 (ko) * | 2001-06-29 | 2003-09-29 | 주식회사 하이닉스반도체 | 내부 전원전압 발생장치 |
JP3548553B2 (ja) | 2001-10-10 | 2004-07-28 | Necマイクロシステム株式会社 | 半導体装置およびその内部電源端子間の電源配線方法 |
US6677901B1 (en) * | 2002-03-15 | 2004-01-13 | The United States Of America As Represented By The Secretary Of The Army | Planar tunable microstrip antenna for HF and VHF frequencies |
-
2003
- 2003-12-30 KR KR1020030099597A patent/KR100605589B1/ko active IP Right Grant
-
2004
- 2004-03-02 US US10/792,065 patent/US7068547B2/en not_active Expired - Lifetime
- 2004-03-04 TW TW093105704A patent/TWI301976B/zh not_active IP Right Cessation
- 2004-03-30 JP JP2004099043A patent/JP4380386B2/ja not_active Expired - Fee Related
- 2004-07-29 CN CN2004100703060A patent/CN1637946B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
TW200522066A (en) | 2005-07-01 |
KR100605589B1 (ko) | 2006-07-28 |
TWI301976B (en) | 2008-10-11 |
JP2005196727A (ja) | 2005-07-21 |
CN1637946A (zh) | 2005-07-13 |
US20050141292A1 (en) | 2005-06-30 |
CN1637946B (zh) | 2011-02-02 |
US7068547B2 (en) | 2006-06-27 |
KR20050070279A (ko) | 2005-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4380386B2 (ja) | 半導体素子の内部電圧発生回路 | |
JP4648346B2 (ja) | 調整可能なトランジスタボディバイアス回路網 | |
US6922098B2 (en) | Internal voltage generating circuit | |
US7312509B2 (en) | Digital temperature sensing device using temperature depending characteristic of contact resistance | |
US7199623B2 (en) | Method and apparatus for providing a power-on reset signal | |
KR100792370B1 (ko) | 내부전압 발생 장치 | |
JP2008015925A (ja) | 基準電圧発生回路 | |
US7834680B2 (en) | Internal voltage generation circuit for generating stable internal voltages withstanding varying external conditions | |
US8314649B1 (en) | Semiconductor apparatus | |
US7312652B2 (en) | Voltage regulation system | |
US20050206466A1 (en) | Refresh oscillator | |
US6961270B2 (en) | Power-up circuit in semiconductor memory device | |
JP2008048298A (ja) | 半導体集積回路装置 | |
KR100762873B1 (ko) | 내부 전압 발생기 | |
KR100933797B1 (ko) | 반도체 메모리 소자의 승압전압 레벨 감지기 | |
KR100549945B1 (ko) | 내부전원 전압발생회로 | |
KR100889312B1 (ko) | 반도체 소자의 문턱전압 검출부 및 검출방법, 이를 이용한내부전압 생성회로 | |
KR100748459B1 (ko) | 반도체 메모리의 벌크 전압 레벨 감지 장치 | |
KR100633598B1 (ko) | 하프 전원 전압 발생 회로 | |
KR20080060374A (ko) | 반도체 소자의 파워업 회로 | |
KR100554840B1 (ko) | 파워 업 신호 발생 회로 | |
KR20060053427A (ko) | 반도체 장치용 내부전압 발생기 | |
TWI666539B (zh) | 參考電流產生器及使用其之記憶體裝置 | |
KR20080001054A (ko) | 내부 전압 발생 장치 | |
JP3606757B2 (ja) | 電位レベル判定回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061012 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090428 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090728 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090908 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090914 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121002 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121002 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131002 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |