JP3856544B2 - 半導体装置及びその製造方法 - Google Patents
半導体装置及びその製造方法 Download PDFInfo
- Publication number
- JP3856544B2 JP3856544B2 JP29723097A JP29723097A JP3856544B2 JP 3856544 B2 JP3856544 B2 JP 3856544B2 JP 29723097 A JP29723097 A JP 29723097A JP 29723097 A JP29723097 A JP 29723097A JP 3856544 B2 JP3856544 B2 JP 3856544B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- film
- contact
- wiring
- sidewall
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 58
- 238000004519 manufacturing process Methods 0.000 title description 16
- 239000004020 conductor Substances 0.000 claims description 36
- 239000000758 substrate Substances 0.000 claims description 16
- 238000000605 extraction Methods 0.000 claims description 14
- 238000005530 etching Methods 0.000 description 29
- 238000003860 storage Methods 0.000 description 26
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 22
- 229920005591 polysilicon Polymers 0.000 description 22
- 239000010410 layer Substances 0.000 description 20
- 239000003990 capacitor Substances 0.000 description 18
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 229910052814 silicon oxide Inorganic materials 0.000 description 16
- 238000000034 method Methods 0.000 description 14
- 230000001681 protective effect Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- 230000000694 effects Effects 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000000059 patterning Methods 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000007788 roughening Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910016570 AlCu Inorganic materials 0.000 description 1
- 229910016006 MoSi Inorganic materials 0.000 description 1
- 229910019899 RuO Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910002367 SrTiO Inorganic materials 0.000 description 1
- 229910008484 TiSi Inorganic materials 0.000 description 1
- 229910008812 WSi Inorganic materials 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000000109 continuous material Substances 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
- H01L21/76852—Barrier, adhesion or liner layers the layer covering a conductive structure the layer also covering the sidewalls of the conductive structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP29723097A JP3856544B2 (ja) | 1997-10-29 | 1997-10-29 | 半導体装置及びその製造方法 |
| TW087104068A TW459280B (en) | 1997-10-29 | 1998-03-19 | Semiconductor device and manufacturing method thereof |
| US09/061,060 US6023083A (en) | 1997-10-29 | 1998-04-16 | Semiconductor device having a conductor pattern side face provided with a separate conductive sidewall |
| KR1019980018300A KR100272989B1 (ko) | 1997-10-29 | 1998-05-21 | 반도체 장치 및 그 제조 방법 |
| DE19826689A DE19826689B4 (de) | 1997-10-29 | 1998-06-16 | Halbleiterbauelement und Herstellungsverfahren eines Halbleiterbauelementes |
| CN98116150A CN1104037C (zh) | 1997-10-29 | 1998-07-22 | 半导体器件及其制造方法 |
| US09/460,764 US6284618B1 (en) | 1997-10-29 | 1999-12-14 | Method of making a semiconductor device having a conductor pattern side face provided with a separate conductive sidewall |
| US09/843,728 US6344406B2 (en) | 1997-10-29 | 2001-04-30 | Method for manufacturing a semiconductor device having a conductor pattern side face provided with a separate conductive sidewall |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP29723097A JP3856544B2 (ja) | 1997-10-29 | 1997-10-29 | 半導体装置及びその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11135746A JPH11135746A (ja) | 1999-05-21 |
| JPH11135746A5 JPH11135746A5 (enExample) | 2004-12-24 |
| JP3856544B2 true JP3856544B2 (ja) | 2006-12-13 |
Family
ID=17843859
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP29723097A Expired - Fee Related JP3856544B2 (ja) | 1997-10-29 | 1997-10-29 | 半導体装置及びその製造方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (3) | US6023083A (enExample) |
| JP (1) | JP3856544B2 (enExample) |
| KR (1) | KR100272989B1 (enExample) |
| CN (1) | CN1104037C (enExample) |
| DE (1) | DE19826689B4 (enExample) |
| TW (1) | TW459280B (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6268661B1 (en) * | 1999-08-31 | 2001-07-31 | Nec Corporation | Semiconductor device and method of its fabrication |
| US6074943A (en) * | 1997-04-16 | 2000-06-13 | Texas Instruments Incorporated | Sidewalls for guiding the via etch |
| US6278152B1 (en) * | 1997-06-27 | 2001-08-21 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
| JP3856544B2 (ja) | 1997-10-29 | 2006-12-13 | 株式会社ルネサステクノロジ | 半導体装置及びその製造方法 |
| JPH11186382A (ja) * | 1997-12-19 | 1999-07-09 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| JP2001036036A (ja) | 1999-07-21 | 2001-02-09 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| KR100558005B1 (ko) * | 2003-11-17 | 2006-03-06 | 삼성전자주식회사 | 적어도 하나의 스토리지 노드를 갖는 반도체 장치들 및 그제조 방법들 |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5331116A (en) * | 1992-04-30 | 1994-07-19 | Sgs-Thomson Microelectronics, Inc. | Structure and method for forming contact structures in integrated circuits |
| KR970007967B1 (en) * | 1994-05-11 | 1997-05-19 | Hyundai Electronics Ind | Fabrication method and semiconductor device |
| KR100211070B1 (ko) * | 1994-08-19 | 1999-07-15 | 아끼구사 나오유끼 | 반도체 장치 및 그 제조방법 |
| JPH08250589A (ja) | 1995-03-14 | 1996-09-27 | Sony Corp | 半導体装置の製造方法 |
| JP2679671B2 (ja) * | 1995-03-30 | 1997-11-19 | 日本電気株式会社 | 半導体記憶装置の容量素子の製造方法 |
| JPH08306664A (ja) | 1995-05-10 | 1996-11-22 | Sony Corp | 半導体装置の製造方法 |
| US5759911A (en) * | 1995-08-22 | 1998-06-02 | International Business Machines Corporation | Self-aligned metallurgy |
| US5550076A (en) * | 1995-09-11 | 1996-08-27 | Vanguard International Semiconductor Corp. | Method of manufacture of coaxial capacitor for dram memory cell and cell manufactured thereby |
| JP3012187B2 (ja) * | 1996-02-05 | 2000-02-21 | 松下電子工業株式会社 | 半導体装置の製造方法 |
| JP2790110B2 (ja) * | 1996-02-28 | 1998-08-27 | 日本電気株式会社 | 半導体装置の製造方法 |
| JP2795252B2 (ja) * | 1996-02-29 | 1998-09-10 | 日本電気株式会社 | 半導体装置の製造方法 |
| US5710074A (en) * | 1996-10-18 | 1998-01-20 | Vanguard International Semiconductor Corporation | Increased surface area of an STC structure via the use of a storage node electrode comprised of polysilicon mesas and polysilicon sidewall spacers |
| US5710075A (en) * | 1996-11-06 | 1998-01-20 | Vanguard International Semiconductor Corporation | Method to increase surface area of a storage node electrode, of an STC structure, for DRAM devices |
| US5731130A (en) * | 1996-11-12 | 1998-03-24 | Vanguard International Semiconductor Corporation | Method for fabricating stacked capacitors on dynamic random access memory cells |
| US5792692A (en) * | 1997-08-18 | 1998-08-11 | Chartered Semiconductor Manufacturing, Ltd. | Method of fabricating a twin hammer tree shaped capacitor structure for a dram device |
| JP3856544B2 (ja) | 1997-10-29 | 2006-12-13 | 株式会社ルネサステクノロジ | 半導体装置及びその製造方法 |
| JPH11176833A (ja) | 1997-12-10 | 1999-07-02 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| JPH11186382A (ja) | 1997-12-19 | 1999-07-09 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
-
1997
- 1997-10-29 JP JP29723097A patent/JP3856544B2/ja not_active Expired - Fee Related
-
1998
- 1998-03-19 TW TW087104068A patent/TW459280B/zh not_active IP Right Cessation
- 1998-04-16 US US09/061,060 patent/US6023083A/en not_active Expired - Lifetime
- 1998-05-21 KR KR1019980018300A patent/KR100272989B1/ko not_active Expired - Fee Related
- 1998-06-16 DE DE19826689A patent/DE19826689B4/de not_active Expired - Fee Related
- 1998-07-22 CN CN98116150A patent/CN1104037C/zh not_active Expired - Fee Related
-
1999
- 1999-12-14 US US09/460,764 patent/US6284618B1/en not_active Expired - Lifetime
-
2001
- 2001-04-30 US US09/843,728 patent/US6344406B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1215910A (zh) | 1999-05-05 |
| KR19990036498A (ko) | 1999-05-25 |
| DE19826689A1 (de) | 1999-05-12 |
| KR100272989B1 (ko) | 2000-12-01 |
| CN1104037C (zh) | 2003-03-26 |
| DE19826689B4 (de) | 2005-03-31 |
| US20010023122A1 (en) | 2001-09-20 |
| US6023083A (en) | 2000-02-08 |
| JPH11135746A (ja) | 1999-05-21 |
| US6344406B2 (en) | 2002-02-05 |
| TW459280B (en) | 2001-10-11 |
| US6284618B1 (en) | 2001-09-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6753221B2 (en) | Methods for fabricating semiconductor devices having capacitors | |
| KR100487519B1 (ko) | 반도체 장치의 커패시터 및 그 제조 방법 | |
| KR100263799B1 (ko) | 반도체 기억 장치 및 그 제조 방법 | |
| JP3741780B2 (ja) | デュアルパッド付き半導体素子及びその製造方法 | |
| KR100356135B1 (ko) | 반도체 장치의 제조방법 | |
| US7049648B2 (en) | Semiconductor memory device for reducing damage to interlevel dielectric layer and fabrication method thereof | |
| KR100456554B1 (ko) | 반도체 장치의 커패시터 및 그 제조 방법 | |
| US7105417B2 (en) | Method for fabricating capacitor of semiconductor device | |
| KR100268447B1 (ko) | 커패시터 및 그의 제조 방법 | |
| JP3856544B2 (ja) | 半導体装置及びその製造方法 | |
| KR100294755B1 (ko) | 반도체장치및그제조방법 | |
| KR100778865B1 (ko) | 엠아이엠 구조의 커패시터의 제조 방법 | |
| US6159791A (en) | Fabrication method of capacitor | |
| JP2000091540A (ja) | キャパシタの製造方法及びその構造 | |
| JPH10256503A (ja) | 半導体装置及びその製造方法 | |
| KR100295383B1 (ko) | 반도체장치 | |
| KR100359246B1 (ko) | 적층형 캐패시터를 갖는 반도체 장치 제조 방법 | |
| KR100365645B1 (ko) | 인접하게 나란히 형성된 도전체 패턴 사이를 통과하는콘택을 갖는 반도체 장치의 형성 방법 | |
| KR0166491B1 (ko) | 반도체 소자의 캐패시터 제조방법 | |
| JP3194377B2 (ja) | 半導体装置及びその製造方法 | |
| JP3288910B2 (ja) | 半導体装置の製造方法 | |
| KR100226487B1 (ko) | 커패시터 및 그의 제조방법 | |
| JPH09270497A (ja) | 半導体装置の製造方法 | |
| JPH1079484A (ja) | 半導体装置及びその製造方法 | |
| JP2004079817A (ja) | 半導体装置および半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040121 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040121 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040802 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040907 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041104 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20060905 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20060912 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090922 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100922 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110922 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110922 Year of fee payment: 5 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110922 Year of fee payment: 5 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120922 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120922 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130922 Year of fee payment: 7 |
|
| LAPS | Cancellation because of no payment of annual fees |