JP2527199Y2 - Icのテストモード設定回路 - Google Patents
Icのテストモード設定回路Info
- Publication number
- JP2527199Y2 JP2527199Y2 JP1989006773U JP677389U JP2527199Y2 JP 2527199 Y2 JP2527199 Y2 JP 2527199Y2 JP 1989006773 U JP1989006773 U JP 1989006773U JP 677389 U JP677389 U JP 677389U JP 2527199 Y2 JP2527199 Y2 JP 2527199Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- threshold
- inverter
- test
- test mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012360 testing method Methods 0.000 title claims description 47
- 238000006243 chemical reaction Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989006773U JP2527199Y2 (ja) | 1989-01-23 | 1989-01-23 | Icのテストモード設定回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989006773U JP2527199Y2 (ja) | 1989-01-23 | 1989-01-23 | Icのテストモード設定回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0297688U JPH0297688U (enrdf_load_stackoverflow) | 1990-08-03 |
JP2527199Y2 true JP2527199Y2 (ja) | 1997-02-26 |
Family
ID=31211225
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1989006773U Expired - Lifetime JP2527199Y2 (ja) | 1989-01-23 | 1989-01-23 | Icのテストモード設定回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2527199Y2 (enrdf_load_stackoverflow) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5867038A (ja) * | 1981-10-16 | 1983-04-21 | Toshiba Corp | 半導体集積回路装置 |
-
1989
- 1989-01-23 JP JP1989006773U patent/JP2527199Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0297688U (enrdf_load_stackoverflow) | 1990-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5095230A (en) | Data output circuit of semiconductor device | |
JPH02263463A (ja) | 半導体集積回路 | |
JPH04284021A (ja) | 出力回路 | |
JP2527199Y2 (ja) | Icのテストモード設定回路 | |
JPS5928986B2 (ja) | 半導体集積回路 | |
JPH03132115A (ja) | 半導体集積回路 | |
JPH06343025A (ja) | シュミット・トリガ回路 | |
JPH0355912A (ja) | ヒステリシス回路 | |
JPH06311022A (ja) | 半導体論理回路装置 | |
JPH03179814A (ja) | レベルシフト回路 | |
JPH04373310A (ja) | 出力バッファ回路 | |
JPH0213490B2 (enrdf_load_stackoverflow) | ||
JPS6281809A (ja) | 半導体集積論理回路 | |
KR0161496B1 (ko) | 트랜지스터 수가 감소된 3개 입력을 갖는 배타적 노아 게이트 | |
JP2712432B2 (ja) | 多数決論理回路 | |
JPH04158626A (ja) | セレクタ回路 | |
JPS62200821A (ja) | 半導体集積回路 | |
JPS59193614A (ja) | シユミツトトリガ回路 | |
JPH0349410A (ja) | セット優先セットリセット付cmosラッチ回路 | |
JPH04213919A (ja) | 半導体集積回路 | |
JPH05206832A (ja) | 出力バッファ回路 | |
JPH04249917A (ja) | スリーステート出力バッファ | |
JPS6072319A (ja) | 集積回路 | |
JPS6362412A (ja) | 論理ゲ−ト回路 | |
JPH04241510A (ja) | 半導体集積回路 |