JP2018200739A5 - - Google Patents

Download PDF

Info

Publication number
JP2018200739A5
JP2018200739A5 JP2018102557A JP2018102557A JP2018200739A5 JP 2018200739 A5 JP2018200739 A5 JP 2018200739A5 JP 2018102557 A JP2018102557 A JP 2018102557A JP 2018102557 A JP2018102557 A JP 2018102557A JP 2018200739 A5 JP2018200739 A5 JP 2018200739A5
Authority
JP
Japan
Prior art keywords
rank
odt
memory
command
activated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018102557A
Other languages
English (en)
Japanese (ja)
Other versions
JP7023791B2 (ja
JP2018200739A (ja
Filing date
Publication date
Priority claimed from KR1020170089692A external-priority patent/KR20180130417A/ko
Application filed filed Critical
Publication of JP2018200739A publication Critical patent/JP2018200739A/ja
Publication of JP2018200739A5 publication Critical patent/JP2018200739A5/ja
Application granted granted Critical
Publication of JP7023791B2 publication Critical patent/JP7023791B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2018102557A 2017-05-29 2018-05-29 オン－ダイターミネーションの制御方法及びこれを遂行するシステム Active JP7023791B2 (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR20170066377 2017-05-29
KR10-2017-0066377 2017-05-29
KR10-2017-0089692 2017-07-14
KR1020170089692A KR20180130417A (ko) 2017-05-29 2017-07-14 온-다이 터미네이션의 제어 방법 및 이를 수행하는 시스템

Publications (3)

Publication Number Publication Date
JP2018200739A JP2018200739A (ja) 2018-12-20
JP2018200739A5 true JP2018200739A5 (enExample) 2021-07-26
JP7023791B2 JP7023791B2 (ja) 2022-02-22

Family

ID=64109546

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018102557A Active JP7023791B2 (ja) 2017-05-29 2018-05-29 オン－ダイターミネーションの制御方法及びこれを遂行するシステム

Country Status (4)

Country Link
US (4) US10566038B2 (enExample)
JP (1) JP7023791B2 (enExample)
CN (2) CN108932960B (enExample)
DE (1) DE102018108554A1 (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20240321331A1 (en) * 2016-06-27 2024-09-26 SK Hynix Inc. Semiconductor devices
US10566038B2 (en) 2017-05-29 2020-02-18 Samsung Electronics Co., Ltd. Method of controlling on-die termination and system performing the same
KR101970319B1 (ko) * 2017-09-14 2019-08-13 주식회사 힘펠 전열교환기
US10424356B2 (en) 2017-11-22 2019-09-24 Micron Technology, Inc. Methods for on-die memory termination and memory devices and systems employing the same
KR102665412B1 (ko) 2018-03-27 2024-05-20 삼성전자주식회사 멀티-랭크들의 온-다이 터미네이션(odt) 셋팅을 최적화하는 방법 및 메모리 시스템
US10318464B1 (en) * 2018-06-28 2019-06-11 Montage Technology Co., Ltd. Memory system and method for accessing memory system
US10797700B2 (en) 2018-12-21 2020-10-06 Samsung Electronics Co., Ltd. Apparatus for transmitting and receiving a signal, a method of operating the same, a memory device, and a method of operating the memory device
KR20200086137A (ko) * 2019-01-08 2020-07-16 에스케이하이닉스 주식회사 반도체장치 및 반도체시스템
CN112817884B (zh) * 2019-11-15 2025-04-04 安徽寒武纪信息科技有限公司 一种存储器以及包括该存储器的设备
KR102778721B1 (ko) * 2019-12-05 2025-03-11 삼성전자주식회사 온-다이 터미네이션의 제어 방법 및 이를 수행하는 메모리 시스템
US20200133669A1 (en) * 2019-12-23 2020-04-30 Intel Corporation Techniques for dynamic proximity based on-die termination
KR102849551B1 (ko) * 2020-08-18 2025-08-22 에스케이하이닉스 주식회사 저장 장치 및 그 동작 방법
US11810638B2 (en) * 2020-09-29 2023-11-07 Samsung Electronics Co., Ltd. Memory device including multiple memory chips and data signal lines and a method of operating the memory device
TWI809541B (zh) 2021-03-09 2023-07-21 南韓商三星電子股份有限公司 與記憶體控制器進行通訊的記憶體元件的操作方法、以及包括其之電子元件的操作方法
KR20220126833A (ko) 2021-03-09 2022-09-19 삼성전자주식회사 데이터 클럭의 동기화를 연장하는 메모리 장치의 동작 방법, 및 메모리 장치를 포함하는 전자 장치의 동작 방법
WO2023038790A1 (en) * 2021-09-07 2023-03-16 Rambus Inc. Common data strobe among multiple memory devices
JP7490790B2 (ja) * 2022-03-25 2024-05-27 チャンシン メモリー テクノロジーズ インコーポレイテッド 制御方法、半導体メモリ及び電子機器
KR20250020709A (ko) 2022-03-25 2025-02-11 창신 메모리 테크놀로지즈 아이엔씨 제어 방법, 반도체 메모리 및 전자 기기
KR20250022229A (ko) * 2022-03-25 2025-02-14 창신 메모리 테크놀로지즈 아이엔씨 제어 방법, 반도체 메모리 및 전자 기기
US12142314B2 (en) * 2022-04-20 2024-11-12 Samsung Electronics Co., Ltd. Semiconductor die for controlling on-die-termination of another semiconductor die, and semiconductor devices including the same
US12333169B2 (en) 2022-04-25 2025-06-17 Samsung Electronics Co., Ltd. Memory system for optimizing on-die termination settings of multi-ranks, method of operation of memory system, and memory controller
KR20240039924A (ko) 2022-09-20 2024-03-27 삼성전자주식회사 다양한 동작 모드를 가지는 반도체 메모리 장치 및 메모리 모듈
CN118866040B (zh) * 2023-04-14 2025-10-03 长鑫存储技术有限公司 一种命令产生电路和存储器
US20250245145A1 (en) * 2024-01-29 2025-07-31 Western Digital Technologies, Inc. Non-target on-die termination
CN118969051A (zh) * 2024-10-12 2024-11-15 博越微电子(江苏)有限公司 一种lpddr5x的全速自测方法及系统

Family Cites Families (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100528164B1 (ko) * 2004-02-13 2005-11-15 주식회사 하이닉스반도체 반도체 기억 소자에서의 온 다이 터미네이션 모드 전환회로 및 그 방법
US7164600B2 (en) * 2004-12-10 2007-01-16 Micron Technology Inc Reducing DQ pin capacitance in a memory device
US7079441B1 (en) 2005-02-04 2006-07-18 Infineon Technologies Ag Methods and apparatus for implementing a power down in a memory device
US9171585B2 (en) * 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US7259585B2 (en) 2005-09-28 2007-08-21 International Business Machines Corporation Selective on-die termination for improved power management and thermal distribution
KR100625298B1 (ko) 2005-09-29 2006-09-15 주식회사 하이닉스반도체 온 다이 터미네이션 제어 장치
US7429871B2 (en) * 2005-09-29 2008-09-30 Hynix Semiconductor Inc. Device for controlling on die termination
US7414426B2 (en) * 2005-12-07 2008-08-19 Intel Corporation Time multiplexed dynamic on-die termination
US7372293B2 (en) * 2005-12-07 2008-05-13 Intel Corporation Polarity driven dynamic on-die termination
US7342411B2 (en) * 2005-12-07 2008-03-11 Intel Corporation Dynamic on-die termination launch latency reduction
KR100738969B1 (ko) * 2006-08-16 2007-07-12 주식회사 하이닉스반도체 반도체 메모리의 온-다이 터미네이션 제어 장치 및 방법
JP2009252322A (ja) 2008-04-09 2009-10-29 Nec Electronics Corp 半導体メモリ装置
US8041865B2 (en) * 2008-08-04 2011-10-18 Qimonda Ag Bus termination system and method
US7944726B2 (en) 2008-09-30 2011-05-17 Intel Corporation Low power termination for memory modules
JP2010170296A (ja) 2009-01-22 2010-08-05 Elpida Memory Inc メモリシステム、半導体記憶装置、及び配線基板
KR20110128858A (ko) 2009-02-12 2011-11-30 모사이드 테크놀로지스 인코퍼레이티드 온-다이 터미네이션을 위한 터미네이션 회로
WO2010144624A1 (en) 2009-06-09 2010-12-16 Google Inc. Programming of dimm termination resistance values
KR101789077B1 (ko) 2010-02-23 2017-11-20 삼성전자주식회사 온-다이 터미네이션 회로, 데이터 출력 버퍼, 반도체 메모리 장치, 메모리 모듈, 온-다이 터미네이션 회로의 구동 방법, 데이터 출력 버퍼의 구동 방법 및 온-다이 터미네이션 트레이닝 방법
US8966208B2 (en) * 2010-02-25 2015-02-24 Conversant Ip Management Inc. Semiconductor memory device with plural memory die and controller die
US8588012B2 (en) * 2010-06-17 2013-11-19 Rambus, Inc. Balanced on-die termination
US8274308B2 (en) * 2010-06-28 2012-09-25 Intel Corporation Method and apparatus for dynamic memory termination
KR101841622B1 (ko) 2010-11-04 2018-05-04 삼성전자주식회사 온-다이 터미네이션 회로를 가지는 불휘발성 메모리 장치 및 그것의 제어 방법
WO2012074689A1 (en) * 2010-11-29 2012-06-07 Rambus Inc. Clock generation for timing communications with ranks of memory devices
KR101853874B1 (ko) * 2011-09-21 2018-05-03 삼성전자주식회사 메모리 장치의 동작 방법 및 상기 방법을 수행하기 위한 장치들
CN107391397B (zh) 2011-09-30 2021-07-27 英特尔公司 支持近存储器和远存储器访问的存储器通道
KR20140008745A (ko) * 2012-07-11 2014-01-22 삼성전자주식회사 자기 메모리 장치
US9747230B2 (en) * 2012-10-15 2017-08-29 Rambus Inc. Memory rank and ODT configuration in a memory system
US9542343B2 (en) * 2012-11-29 2017-01-10 Samsung Electronics Co., Ltd. Memory modules with reduced rank loading and memory systems including same
KR20140072276A (ko) 2012-11-29 2014-06-13 삼성전자주식회사 불휘발성 메모리 및 불휘발성 메모리의 동작 방법
US9087570B2 (en) * 2013-01-17 2015-07-21 Micron Technology, Inc. Apparatuses and methods for controlling a clock signal provided to a clock tree
US9780782B2 (en) 2014-07-23 2017-10-03 Intel Corporation On-die termination control without a dedicated pin in a multi-rank system
US9230984B1 (en) 2014-09-30 2016-01-05 Sandisk Technologies Inc Three dimensional memory device having comb-shaped source electrode and methods of making thereof
CN104332176A (zh) * 2014-11-14 2015-02-04 福州瑞芯微电子有限公司 一种省掉内存odt引脚的方法和系统
US10255220B2 (en) * 2015-03-30 2019-04-09 Rambus Inc. Dynamic termination scheme for memory communication
JP2017027638A (ja) 2015-07-16 2017-02-02 京セラドキュメントソリューションズ株式会社 配線回路、制御装置、及び画像処理装置
US10141935B2 (en) * 2015-09-25 2018-11-27 Intel Corporation Programmable on-die termination timing in a multi-rank system
KR20170089692A (ko) 2016-01-27 2017-08-04 주식회사 스맥 전동식 건물 비상 탈출 장치
US10416896B2 (en) * 2016-10-14 2019-09-17 Samsung Electronics Co., Ltd. Memory module, memory device, and processing device having a processor mode, and memory system
US10490239B2 (en) * 2016-12-27 2019-11-26 Intel Corporation Programmable data pattern for repeated writes to memory
US10566038B2 (en) 2017-05-29 2020-02-18 Samsung Electronics Co., Ltd. Method of controlling on-die termination and system performing the same

Similar Documents

Publication Publication Date Title
JP2018200739A5 (enExample)
US10740263B2 (en) Apparatuses and methods for variable latency memory operations
US10354704B2 (en) Semiconductor memory device and memory system
TWI758247B (zh) 用於長叢發長度之內部連續列存取技術
US9190127B2 (en) Burst length control circuit
US9552255B2 (en) Memory device with parallel odd and even column access and methods thereof
US11347670B2 (en) System and interface circuit for driving data transmission line to termination voltage
US10614871B2 (en) Semiconductor devices and semiconductor systems including the semiconductor devices
US9646676B1 (en) Semiconductor devices and semiconductor systems including the same
JP2016527647A (ja) ハイブリッド・メモリ・モジュール用メモリの入出力を構成するための装置および方法
KR20200021105A (ko) 메모리 동작 파라미터에 대한 다수의 파라미터 코드를 저장 및 기록하기 위한 방법 및 장치
US20200212903A1 (en) Operation method of signal receiver, pulse width controller, and electronic device including the same
US20180137901A1 (en) Receiver circuit, and semiconductor device and system including the same
WO2019083575A1 (en) DEVICES AND METHODS FOR WRITING BACKGROUND DATA REASONS IN MEMORY DEVICES
US10192599B2 (en) Semiconductor device
US8305835B2 (en) Memory elements having configurable access duty cycles and related operating methods
JP2018508871A5 (enExample)
US20210193214A1 (en) Semiconductor devices
JP2013206492A (ja) 半導体装置およびその駆動方法
CN101609439A (zh) 具有分时总线的电子系统与共用电子系统的总线的方法
KR20100115613A (ko) 레이턴시 전류 소모를 줄일 수 있는 반도체 메모리 장치
KR102181937B1 (ko) 반도체 시스템
US9711198B1 (en) Semiconductor device for control read or write operation using a bank address and system including the same
US9613667B2 (en) Data storage device and operating method thereof
CN104347107B (zh) 存储器件和包括其的存储系统