JP2018508871A5 - - Google Patents

Download PDF

Info

Publication number
JP2018508871A5
JP2018508871A5 JP2017537486A JP2017537486A JP2018508871A5 JP 2018508871 A5 JP2018508871 A5 JP 2018508871A5 JP 2017537486 A JP2017537486 A JP 2017537486A JP 2017537486 A JP2017537486 A JP 2017537486A JP 2018508871 A5 JP2018508871 A5 JP 2018508871A5
Authority
JP
Japan
Prior art keywords
phy
signal
general purpose
memory
phys
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017537486A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018508871A (ja
JP6710689B2 (ja
Filing date
Publication date
Priority claimed from US14/598,528 external-priority patent/US9324397B1/en
Application filed filed Critical
Publication of JP2018508871A publication Critical patent/JP2018508871A/ja
Publication of JP2018508871A5 publication Critical patent/JP2018508871A5/ja
Application granted granted Critical
Publication of JP6710689B2 publication Critical patent/JP6710689B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017537486A 2015-01-16 2016-01-07 最小限のパッケージングの複雑性で異なる外部メモリタイプをサポートするための共通のダイ Active JP6710689B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/598,528 2015-01-16
US14/598,528 US9324397B1 (en) 2015-01-16 2015-01-16 Common die for supporting different external memory types with minimal packaging complexity
PCT/US2016/012511 WO2016114975A1 (en) 2015-01-16 2016-01-07 A common die for supporting different external memory types with minimal packaging complexity

Publications (3)

Publication Number Publication Date
JP2018508871A JP2018508871A (ja) 2018-03-29
JP2018508871A5 true JP2018508871A5 (enExample) 2019-01-24
JP6710689B2 JP6710689B2 (ja) 2020-06-17

Family

ID=55272647

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017537486A Active JP6710689B2 (ja) 2015-01-16 2016-01-07 最小限のパッケージングの複雑性で異なる外部メモリタイプをサポートするための共通のダイ

Country Status (5)

Country Link
US (1) US9324397B1 (enExample)
EP (1) EP3245594A1 (enExample)
JP (1) JP6710689B2 (enExample)
CN (1) CN107209735B (enExample)
WO (1) WO2016114975A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6543129B2 (ja) 2015-07-29 2019-07-10 ルネサスエレクトロニクス株式会社 電子装置
WO2020117700A1 (en) 2018-12-03 2020-06-11 Rambus Inc. Dram interface mode with improved channel integrity and efficiency at high signaling rates
US10671551B1 (en) * 2019-02-20 2020-06-02 Intel Corporation Selective data lane interface mapping
US11288222B1 (en) 2020-09-28 2022-03-29 Xilinx, Inc. Multi-die integrated circuit with data processing engine array

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6460120B1 (en) * 1999-08-27 2002-10-01 International Business Machines Corporation Network processor, memory organization and methods
EP3923287B1 (en) * 2007-04-12 2023-01-11 Rambus Inc. Memory system with point-to-point request interconnect
US8356138B1 (en) * 2007-08-20 2013-01-15 Xilinx, Inc. Methods for implementing programmable memory controller for distributed DRAM system-in-package (SiP)
WO2011094436A2 (en) * 2010-01-28 2011-08-04 Hewlett-Packard Development Company, L.P. Interface methods and apparatus for memory devices
US20130194881A1 (en) * 2010-11-09 2013-08-01 Steven C. Woo Area-efficient multi-modal signaling interface
US20120185663A1 (en) 2011-01-14 2012-07-19 Satoshi Yokoya Memory Interface Converter
US8446903B1 (en) 2012-05-22 2013-05-21 Intel Corporation Providing a load/store communication protocol with a low power physical unit
US8972640B2 (en) 2012-06-27 2015-03-03 Intel Corporation Controlling a physical link of a first protocol using an extended capability structure of a second protocol
KR102004849B1 (ko) 2012-08-02 2019-07-29 삼성전자 주식회사 동적 메모리 재할당 관리 방법과 상기 방법을 수행할 수 있는 장치
US8680900B2 (en) * 2012-08-10 2014-03-25 Arm Limited Self-initializing on-chip data processing apparatus and method of self-initializing an on-chip data processing apparatus
CN102929828B (zh) * 2012-10-18 2016-01-06 广东欧珀移动通信有限公司 同时支持标准和非标准i2c接口的数据传输方法及装置
WO2014133527A1 (en) 2013-02-28 2014-09-04 Intel Corporation Leveraging an enumeration and/or configuration mechanism of one interconnect protocol for a different interconnect protocol
KR102029682B1 (ko) * 2013-03-15 2019-10-08 삼성전자주식회사 반도체 장치 및 반도체 패키지
US9123408B2 (en) * 2013-05-24 2015-09-01 Qualcomm Incorporated Low latency synchronization scheme for mesochronous DDR system
US9430434B2 (en) * 2013-09-20 2016-08-30 Qualcomm Incorporated System and method for conserving memory power using dynamic memory I/O resizing

Similar Documents

Publication Publication Date Title
US10431292B2 (en) Method and apparatus for controlling access to a common bus by multiple components
KR102860442B1 (ko) 결합된 액세스 동작을 위한 적층형 메모리 다이
US11403241B2 (en) Communicating data with stacked memory dies
US9940984B1 (en) Shared command address (C/A) bus for multiple memory channels
TWI758247B (zh) 用於長叢發長度之內部連續列存取技術
TWI517171B (zh) 堆疊記憶體之邊界掃瞄鏈
US20200066318A1 (en) Memory system that supports dual-mode modulation
US20180061478A1 (en) Double data rate command bus
US10698848B2 (en) System and interface circuit for driving data transmission line to termination voltage
JP7632865B2 (ja) 電子装置、及びメモリ装置
US9696750B2 (en) Semiconductor devices and semiconductor systems including the same
JP2018508871A5 (enExample)
JP2010044850A (ja) 半導体メモリ装置のリード動作制御回路
TW201312365A (zh) 用於音訊介面的零延遲從屬模式傳輸
US20140253188A1 (en) Divided clock generation device and divided clock generation method
US20150098285A1 (en) On-die termination apparatuses and methods
US10311924B2 (en) Receiver circuit, and semiconductor device and system including the same
KR20160004091A (ko) 반도체 메모리 및 그의 테스트 방법
US12394459B2 (en) Semiconductor apparatus including a plurality of clock paths and a semiconductor system using the same
US20180183630A1 (en) Receiving circuit, and semiconductor device and system configured to use the receiving circuit
US9401186B2 (en) Semiconductor memory apparatus and data transmission
US10114587B2 (en) Memory device using extra read and write commands
KR102181937B1 (ko) 반도체 시스템
US9432010B2 (en) Buffer control circuit and multi-chip package including the same
KR20140109209A (ko) 메모리 장치 및 메모리 장치 구동 방법