JP2015130516A - 半導体素子 - Google Patents
半導体素子 Download PDFInfo
- Publication number
- JP2015130516A JP2015130516A JP2015028533A JP2015028533A JP2015130516A JP 2015130516 A JP2015130516 A JP 2015130516A JP 2015028533 A JP2015028533 A JP 2015028533A JP 2015028533 A JP2015028533 A JP 2015028533A JP 2015130516 A JP2015130516 A JP 2015130516A
- Authority
- JP
- Japan
- Prior art keywords
- feedthrough
- semiconductor device
- trenches
- trench
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 54
- 239000000758 substrate Substances 0.000 claims abstract description 33
- 229910052751 metal Inorganic materials 0.000 claims abstract description 25
- 239000002184 metal Substances 0.000 claims abstract description 25
- 238000000034 method Methods 0.000 claims description 42
- 239000000463 material Substances 0.000 claims description 38
- 229910000679 solder Inorganic materials 0.000 claims description 23
- 239000011248 coating agent Substances 0.000 claims description 21
- 238000000576 coating method Methods 0.000 claims description 21
- 239000000945 filler Substances 0.000 claims description 20
- 238000004519 manufacturing process Methods 0.000 claims description 15
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 14
- 229910052721 tungsten Inorganic materials 0.000 claims description 14
- 239000010937 tungsten Substances 0.000 claims description 14
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 12
- 239000010936 titanium Substances 0.000 claims description 12
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 9
- 229910052719 titanium Inorganic materials 0.000 claims description 9
- 238000000151 deposition Methods 0.000 claims description 6
- 239000004020 conductor Substances 0.000 claims description 3
- 239000011231 conductive filler Substances 0.000 claims description 2
- 230000000149 penetrating effect Effects 0.000 claims description 2
- 239000002019 doping agent Substances 0.000 description 7
- 238000009792 diffusion process Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229910004298 SiO 2 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 210000000746 body region Anatomy 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7809—Vertical DMOS transistors, i.e. VDMOS transistors having both source and drain contacts on the same surface, i.e. Up-Drain VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/408—Electrodes ; Multistep manufacturing processes therefor with an insulating layer with a particular dielectric or electrostatic property, e.g. with static charges or for controlling trapped charges or moving ions, or with a plate acting on the insulator potential or the insulator charges, e.g. for controlling charges effect or potential distribution in the insulating layer, or with a semi-insulating layer contacting directly the semiconductor surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0605—Shape
- H01L2224/06051—Bonding areas having different shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13007—Bump connector smaller than the underlying bonding area, e.g. than the under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13012—Shape in top view
- H01L2224/13014—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13023—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Abstract
Description
[要旨]
本明細書中用いられる「n」という文字はn型ドーパントを指し、「p」という文字はp型ドーパントを指す。正符号「+」または負符号「−」は、相対的に高いドーパント濃度または相対的に低いドーパント濃度を指す。
本明細書中用いられる「チャンネル」という用語は、当業界で受け入れられた意味合いで用いられる。すなわち、電界効果トランジスタ(FET)内のチャンネルにおいて、電流はソース接合からドレイン接合へと移動する。チャンネルは、n型半導体材料またはp型半導体材料のいずれかによって構成され得る。そのため、FETは、nチャンネル素子またはpチャンネル素子として指定される。
コンセプト1.半導体素子であって、
導電性サブストレートと、
ドレインコンタクトであって、前記サブストレートは、介在層によって前記ドレインコンタクトから分離される、ドレインコンタクトと、
前記ドレインコンタクトに連結された複数の導電性トレンチ状のフィードスルー要素であって、前記複数の導電性トレンチ状のフィードスルー要素は前記介在層を通過し、前記フィードスルー要素は、前記ドレインコンタクトおよび前記サブストレートを電気的に接続させるように動作可能である、フィードスルー要素と、
を含む、半導体素子。
コンセプト2.前記介在層内に部分的に延びかつ前記介在層を完全には貫通しない複数のソースコンタクトをさらに含み、前記ソースコンタクトおよび前記フィードスルー要素は、同一のフィラー材料を含む、コンセプト1の半導体素子。
コンセプト3.前記フィラー材料はタングステンを含む、コンセプト2の半導体素子。
コンセプト4.前記フィードスルー要素は、前記フィラー材料を前記介在層から分離させるコンフォーマルコーティングをさらに含む、コンセプト2の半導体素子。
コンセプト5.前記コンフォーマルコーティングは、チタンおよび窒化チタンからなる群から選択された材料を含む、コンセプト4の半導体素子。
コンセプト6.前記コンフォーマルコーティングは、厚さが約600オングストロームのチタンと、厚さが約200オングストロームの窒化チタンとを含む、コンセプト4の半導体素子。
コンセプト7.前記素子はフリップチップを含み、前記フリップチップの表面上には、複数の半田ボールが形成され、前記ドレインコンタクトは、前記半田ボールのうち少なくとも1つに連結される、コンセプト1の半導体素子。
コンセプト8.前記フィードスルー要素は、前記素子のドレイン領域内にアレイ状に配置され、前記フィードスルー要素は、前記素子のソース領域に向かって集中的に配置される、コンセプト1の半導体素子。
コンセプト9.前記フィードスルー要素の最浅点における深さはおよそ8.7ミクロンであり、幅はおよそ0.9ミクロンであり、ピッチはおよそ1.7ミクロンである、コンセプト1の半導体素子。
コンセプト10.フリップチップ半導体素子であって、
前記素子の第1の表面上のドレインコンタクトに連結された半田ボールを含む複数の半田ボールと、
前記素子の第2の表面上の金属層であって、前記第2の表面は前記第1の表面に対向する、金属層と、
前記金属層に隣接するサブストレートであって、前記サブストレートは、介在層によって前記ドレインコンタクトから分離される、サブストレートと、
導電性材料によって充填されかつ前記ドレインコンタクトへと連結された複数のトレンチ要素であって、前記トレンチ要素は、前記介在層を通じて前記サブストレート内へと延び、動作工程において、前記素子は回路を含み、前記回路は、ソースコンタクトから前記介在層、前記サブストレートおよび前記トレンチ要素を通じて前記ドレインコンタクトへと延びる、トレンチ要素と、
を含む、半導体素子。
コンセプト11.前記ソースコンタクトおよび前記トレンチ要素は、同一のフィラー材料を含む、コンセプト10の半導体素子。
コンセプト12.前記フィラー材料はタングステンを含む、コンセプト11の半導体素子。
コンセプト13.前記トレンチ要素は、前記フィラー材料を前記介在層から分離させるコンフォーマルコーティングをさらに含む、コンセプト11の半導体素子。
コンセプト14.前記コンフォーマルコーティングは、チタンおよび窒化チタンからなる群から選択された材料を含む、コンセプト13の半導体素子。
コンセプト15.前記トレンチ要素は、前記ソースコンタクトに向かって集中的に配置される、コンセプト10の半導体素子。
コンセプト16.フリップチップを作製する方法であって、 構造のエピタキシャル層の表面内に第1の複数のトレンチを形成する工程であって、前記第1の複数のトレンチは、部分的な様態のみで延び、完全には前記エピタキシャル層を貫通しない、工程と、
前記表面中に第2の複数のトレンチを形成する工程であって、前記第2の複数のトレンチは、前記エピタキシャル層を完全に貫通してサブストレート内へと延びて、前記エピタキシャル層の第2の表面に隣接する、工程と、
同一のプロセス工程において、同一の導電性フィラー材料を前記第1の複数のトレンチおよび前記第2の複数のトレンチ双方の内部に堆積させる工程であって、その後前記第1の複数のトレンチはソースコンタクトとして用いられる第1の半田ボールへと電気的に連結され、その後前記第2の複数のトレンチはドレインコンタクトとして用いられる第2の半田ボールへと電気的に連結される、工程と、
を含む、方法。
コンセプト17.前記フィラー材料はタングステンを含む、コンセプト16の方法。
コンセプト18.同一のプロセス工程において、前記第1の複数のトレンチをライニングさせかつおよび前記第2の複数のトレンチをライニングさせさせるコンフォーマルコーティングを堆積させる工程をさらに含む、コンセプト16の方法。
コンセプト19.前記コンフォーマルコーティングは、チタンおよび窒化チタンからなる群から選択された材料を含む、コンセプト16の方法。
コンセプト20.前記第2の複数のトレンチは、前記素子のドレイン領域内においてアレイ状に配置され、前記第2の複数のトレンチは、前記フリップチップのソース領域に向かって集中的に配置される、コンセプト16の方法。
Claims (20)
- 半導体素子であって、
導電性サブストレートと、
ドレインコンタクトであって、前記サブストレートは、介在層によって前記ドレインコンタクトから分離される、ドレインコンタクトと、
前記ドレインコンタクトに連結された複数の導電性トレンチ状のフィードスルー要素であって、前記複数の導電性トレンチ状のフィードスルー要素は前記介在層を通過し、前記フィードスルー要素は、前記ドレインコンタクトおよび前記サブストレートを電気的に接続させるように動作可能である、フィードスルー要素と、
を含む、半導体素子。
- 前記介在層内に部分的に延びかつ前記介在層を完全には貫通しない複数のソースコンタクトをさらに含み、前記ソースコンタクトおよび前記フィードスルー要素は、同一のフィラー材料を含む、請求項1に記載の半導体素子。
- 前記フィラー材料はタングステンを含む、請求項2に記載の半導体素子。
- 前記フィードスルー要素は、前記フィラー材料を前記介在層から分離させるコンフォーマルコーティングをさらに含む、請求項2に記載の半導体素子。
- 前記コンフォーマルコーティングは、チタンおよび窒化チタンからなる群から選択された材料を含む、請求項4に記載の半導体素子。
- 前記コンフォーマルコーティングは、厚さが約600オングストロームのチタンと、厚さが約200オングストロームの窒化チタンとを含む、請求項4に記載の半導体素子。
- 前記素子はフリップチップを含み、前記フリップチップの表面上には、複数の半田ボールが形成され、前記ドレインコンタクトは、前記半田ボールのうち少なくとも1つに連結される、請求項1に記載の半導体素子。
- 前記フィードスルー要素は、前記素子のドレイン領域内にアレイ状に配置され、前記フィードスルー要素は、前記素子のソース領域に向かって集中的に配置される、請求項1に記載の半導体素子。
- 前記フィードスルー要素の最浅点における深さはおよそ8.7ミクロンであり、幅はおよそ0.9ミクロンであり、ピッチはおよそ1.7ミクロンである、請求項1に記載の半導体素子。
- フリップチップ半導体素子であって、
前記素子の第1の表面上のドレインコンタクトに連結された半田ボールを含む複数の半田ボールと、
前記素子の第2の表面上の金属層であって、前記第2の表面は前記第1の表面に対向する、金属層と、
前記金属層に隣接するサブストレートであって、前記サブストレートは、介在層によって前記ドレインコンタクトから分離される、サブストレートと、
導電性材料によって充填されかつ前記ドレインコンタクトへと連結された複数のトレンチ要素であって、前記トレンチ要素は、前記介在層を通じて前記サブストレート内へと延び、動作工程において、前記素子は回路を含み、前記回路は、ソースコンタクトから前記介在層、前記サブストレートおよび前記トレンチ要素を通じて前記ドレインコンタクトへと延びる、トレンチ要素と、
を含む、半導体素子。
- 前記ソースコンタクトおよび前記トレンチ要素は、同一のフィラー材料を含む、請求項10に記載の半導体素子。
- 前記フィラー材料はタングステンを含む、請求項11に記載の半導体素子。
- 前記トレンチ要素は、前記フィラー材料を前記介在層から分離させるコンフォーマルコーティングをさらに含む、請求項11に記載の半導体素子。
- 前記コンフォーマルコーティングは、チタンおよび窒化チタンからなる群から選択された材料を含む、請求項13に記載の半導体素子。
- 前記トレンチ要素は、前記ソースコンタクトに向かって集中的に配置される、請求項10に記載の半導体素子。
- フリップチップを作製する方法であって、 構造のエピタキシャル層の表面内に第1の複数のトレンチを形成する工程であって、前記第1の複数のトレンチは、部分的な様態のみで延び、完全には前記エピタキシャル層を貫通しない、工程と、
前記表面中に第2の複数のトレンチを形成する工程であって、前記第2の複数のトレンチは、前記エピタキシャル層を完全に貫通してサブストレート内へと延びて、前記エピタキシャル層の第2の表面に隣接する、工程と、
同一のプロセス工程において、同一の導電性フィラー材料を前記第1の複数のトレンチおよび前記第2の複数のトレンチ双方の内部に堆積させる工程であって、その後前記第1の複数のトレンチはソースコンタクトとして用いられる第1の半田ボールへと電気的に連結され、その後前記第2の複数のトレンチはドレインコンタクトとして用いられる第2の半田ボールへと電気的に連結される、工程と、
を含む、方法。
- 前記フィラー材料はタングステンを含む、請求項16に記載の方法。
- 同一のプロセス工程において、前記第1の複数のトレンチをライニングさせかつおよび前記第2の複数のトレンチをライニングさせさせるコンフォーマルコーティングを堆積させる工程をさらに含む、請求項16に記載の方法。
- 前記コンフォーマルコーティングは、チタンおよび窒化チタンからなる群から選択された材料を含む、請求項18に記載の方法。
- 前記第2の複数のトレンチは、前記素子のドレイン領域内においてアレイ状に配置され、前記第2の複数のトレンチは、前記フリップチップのソース領域に向かって集中的に配置される、請求項16に記載の方法。
トレンチ状のフィードスルーを用いた半導体素子
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/610,148 US9306056B2 (en) | 2009-10-30 | 2009-10-30 | Semiconductor device with trench-like feed-throughs |
US12/610,148 | 2009-10-30 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012537156A Division JP2013509729A (ja) | 2009-10-30 | 2010-10-29 | 半導体素子 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2015130516A true JP2015130516A (ja) | 2015-07-16 |
JP6130415B2 JP6130415B2 (ja) | 2017-05-17 |
Family
ID=43923034
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012537156A Pending JP2013509729A (ja) | 2009-10-30 | 2010-10-29 | 半導体素子 |
JP2015028533A Active JP6130415B2 (ja) | 2009-10-30 | 2015-02-17 | 半導体素子 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012537156A Pending JP2013509729A (ja) | 2009-10-30 | 2010-10-29 | 半導体素子 |
Country Status (6)
Country | Link |
---|---|
US (2) | US9306056B2 (ja) |
EP (2) | EP2494590B1 (ja) |
JP (2) | JP2013509729A (ja) |
KR (1) | KR101659853B1 (ja) |
CN (1) | CN102648517B (ja) |
WO (1) | WO2011053880A2 (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9306056B2 (en) | 2009-10-30 | 2016-04-05 | Vishay-Siliconix | Semiconductor device with trench-like feed-throughs |
JP6131114B2 (ja) * | 2013-06-13 | 2017-05-17 | ルネサスエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
CN106233454A (zh) * | 2014-05-01 | 2016-12-14 | 松下知识产权经营株式会社 | 半导体装置及半导体模组 |
EP3051592A1 (en) * | 2015-01-27 | 2016-08-03 | Nxp B.V. | Semiconductor device |
JP7101085B2 (ja) | 2018-08-30 | 2022-07-14 | 株式会社東芝 | 半導体装置及び半導体装置の製造方法 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08139182A (ja) * | 1994-11-07 | 1996-05-31 | Sony Corp | 多層配線構造 |
JP2002353452A (ja) * | 2001-05-25 | 2002-12-06 | Toshiba Corp | 電力用半導体素子 |
JP2004502293A (ja) * | 2000-02-10 | 2004-01-22 | インターナショナル・レクチファイヤー・コーポレーション | 単一表面上のバンプコンタクトを有する垂直伝導フリップチップ半導体デバイス |
JP2006121041A (ja) * | 2004-09-24 | 2006-05-11 | Toshiba Corp | 半導体装置および半導体装置の製造方法 |
JP2007013063A (ja) * | 2005-07-04 | 2007-01-18 | Fujitsu Ltd | 半導体装置 |
JP2007184553A (ja) * | 2005-12-06 | 2007-07-19 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
JP2008277365A (ja) * | 2007-04-26 | 2008-11-13 | Nec Electronics Corp | 半導体装置およびその製造方法 |
Family Cites Families (125)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57206073A (en) | 1981-06-12 | 1982-12-17 | Hitachi Ltd | Mis semiconductor device |
NL8302092A (nl) | 1983-06-13 | 1985-01-02 | Philips Nv | Halfgeleiderinrichting bevattende een veldeffekttransistor. |
JPH0612828B2 (ja) | 1983-06-30 | 1994-02-16 | 株式会社東芝 | 半導体装置 |
JPS6056748U (ja) | 1983-09-22 | 1985-04-20 | 関西熱化学株式会社 | コ−クス炉均し口の内面掃除装置 |
JPS60136378A (ja) | 1983-12-26 | 1985-07-19 | Hitachi Ltd | 半導体装置およびその製造方法 |
US4837606A (en) | 1984-02-22 | 1989-06-06 | General Electric Company | Vertical MOSFET with reduced bipolar effects |
JPS60196974A (ja) | 1984-03-19 | 1985-10-05 | Toshiba Corp | 導電変調型mosfet |
GB2165090A (en) | 1984-09-26 | 1986-04-03 | Philips Electronic Associated | Improving the field distribution in high voltage semiconductor devices |
JPS6239069A (ja) | 1985-08-13 | 1987-02-20 | Mitsubishi Electric Corp | 電界効果型半導体装置 |
EP0219995B1 (en) | 1985-09-30 | 1994-03-02 | Kabushiki Kaisha Toshiba | Gate turn-off thyristor with independent turn-on/off controlling transistors |
US4779123A (en) | 1985-12-13 | 1988-10-18 | Siliconix Incorporated | Insulated gate transistor array |
IT1204243B (it) | 1986-03-06 | 1989-03-01 | Sgs Microelettronica Spa | Procedimento autoallineato per la fabbricazione di celle dmos di piccole dimensioni e dispositivi mos ottenuti mediante detto procedimento |
IT1213411B (it) | 1986-12-17 | 1989-12-20 | Sgs Microelettronica Spa | Struttura mos di potenza con dispositivo di protezione contro le sovratensioni e processo per lasua fabbricazione. |
JPS64769A (en) | 1987-02-16 | 1989-01-05 | Nec Corp | Vertical field-effect transistor |
US4775879A (en) | 1987-03-18 | 1988-10-04 | Motorola Inc. | FET structure arrangement having low on resistance |
JPS63252480A (ja) | 1987-04-09 | 1988-10-19 | Mitsubishi Electric Corp | 縦形モス電界効果トランジスタ |
US5283201A (en) | 1988-05-17 | 1994-02-01 | Advanced Power Technology, Inc. | High density power device fabrication process |
US5072266A (en) | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
EP0416805B1 (en) | 1989-08-30 | 1996-11-20 | Siliconix, Inc. | Transistor with voltage clamp |
US5326711A (en) | 1993-01-04 | 1994-07-05 | Texas Instruments Incorporated | High performance high voltage vertical transistor and method of fabrication |
US5410170A (en) | 1993-04-14 | 1995-04-25 | Siliconix Incorporated | DMOS power transistors with reduced number of contacts using integrated body-source connections |
JPH07122749A (ja) | 1993-09-01 | 1995-05-12 | Toshiba Corp | 半導体装置及びその製造方法 |
DE69330603T2 (de) | 1993-09-30 | 2002-07-04 | Cons Ric Microelettronica | Verfahren zur Metallisierung und Verbindung bei der Herstellung von Leistungshalbleiterbauelementen |
JP2564786B2 (ja) | 1993-11-30 | 1996-12-18 | 日本電気株式会社 | 半導体装置およびその製造方法 |
JP3338178B2 (ja) | 1994-05-30 | 2002-10-28 | 株式会社東芝 | 半導体装置およびその製造方法 |
JP3104534B2 (ja) | 1994-06-27 | 2000-10-30 | ヤマハ株式会社 | 半導体装置とその製法 |
JP3291958B2 (ja) | 1995-02-21 | 2002-06-17 | 富士電機株式会社 | バックソースmosfet |
TW290731B (ja) | 1995-03-30 | 1996-11-11 | Siemens Ag | |
US6049108A (en) | 1995-06-02 | 2000-04-11 | Siliconix Incorporated | Trench-gated MOSFET with bidirectional voltage clamping |
JP3850054B2 (ja) | 1995-07-19 | 2006-11-29 | 三菱電機株式会社 | 半導体装置 |
US5539255A (en) | 1995-09-07 | 1996-07-23 | International Business Machines Corporation | Semiconductor structure having self-aligned interconnection metallization formed from a single layer of metal |
US6133587A (en) | 1996-01-23 | 2000-10-17 | Denso Corporation | Silicon carbide semiconductor device and process for manufacturing same |
US5742076A (en) | 1996-06-05 | 1998-04-21 | North Carolina State University | Silicon carbide switching devices having near ideal breakdown voltage capability and ultralow on-state resistance |
DE69739206D1 (de) | 1996-07-19 | 2009-02-26 | Siliconix Inc | Hochdichte-graben-dmos-transistor mit grabenbodemimplantierung |
JP3725266B2 (ja) | 1996-11-07 | 2005-12-07 | 株式会社半導体エネルギー研究所 | 配線形成方法 |
JPH10172969A (ja) | 1996-12-06 | 1998-06-26 | Nec Corp | 半導体装置の製造方法 |
TW468253B (en) | 1997-01-13 | 2001-12-11 | Hitachi Ltd | Semiconductor memory device |
US6057558A (en) | 1997-03-05 | 2000-05-02 | Denson Corporation | Silicon carbide semiconductor device and manufacturing method thereof |
US5899738A (en) | 1997-05-23 | 1999-05-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for making metal plugs in stacked vias for multilevel interconnections and contact openings while retaining the alignment marks without requiring extra masking steps |
US6346438B1 (en) | 1997-06-30 | 2002-02-12 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device |
US6175154B1 (en) | 1997-12-16 | 2001-01-16 | Texas Instruments Incorporated | Fully encapsulated metal leads for multi-level metallization |
US20010003367A1 (en) | 1998-06-12 | 2001-06-14 | Fwu-Iuan Hshieh | Trenched dmos device with low gate charges |
US6329282B1 (en) | 1998-09-11 | 2001-12-11 | Texas Instruments Incorporated | Method of improving the texture of aluminum metallization for tungsten etch back processing |
KR100284905B1 (ko) | 1998-10-16 | 2001-04-02 | 윤종용 | 반도체 장치의 콘택 형성 방법 |
US5998833A (en) | 1998-10-26 | 1999-12-07 | North Carolina State University | Power semiconductor devices having improved high frequency switching and breakdown characteristics |
US6621121B2 (en) | 1998-10-26 | 2003-09-16 | Silicon Semiconductor Corporation | Vertical MOSFETs having trench-based gate electrodes within deeper trench-based source electrodes |
US6413822B2 (en) | 1999-04-22 | 2002-07-02 | Advanced Analogic Technologies, Inc. | Super-self-aligned fabrication process of trench-gate DMOS with overlying device layer |
US6476456B1 (en) | 1999-06-10 | 2002-11-05 | International Rectifier Corporation | Integrated radiation hardened power mosgated device and schottky diode |
GB9916868D0 (en) | 1999-07-20 | 1999-09-22 | Koninkl Philips Electronics Nv | Trench-gate field-effect transistors and their manufacture |
US6211018B1 (en) | 1999-08-14 | 2001-04-03 | Electronics And Telecommunications Research Institute | Method for fabricating high density trench gate type power device |
JP2001085685A (ja) | 1999-09-13 | 2001-03-30 | Shindengen Electric Mfg Co Ltd | トランジスタ |
JP2001094094A (ja) | 1999-09-21 | 2001-04-06 | Hitachi Ltd | 半導体装置およびその製造方法 |
US7186609B2 (en) | 1999-12-30 | 2007-03-06 | Siliconix Incorporated | Method of fabricating trench junction barrier rectifier |
US6407435B1 (en) | 2000-02-11 | 2002-06-18 | Sharp Laboratories Of America, Inc. | Multilayer dielectric stack and method |
US6812526B2 (en) | 2000-03-01 | 2004-11-02 | General Semiconductor, Inc. | Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface |
US6246090B1 (en) | 2000-03-14 | 2001-06-12 | Intersil Corporation | Power trench transistor device source region formation using silicon spacer |
JP3910335B2 (ja) | 2000-03-22 | 2007-04-25 | セイコーインスツル株式会社 | 縦形mosトランジスタ及びその製造方法 |
GB0010041D0 (en) | 2000-04-26 | 2000-06-14 | Koninkl Philips Electronics Nv | Trench semiconductor device manufacture |
EP1170803A3 (en) | 2000-06-08 | 2002-10-09 | Siliconix Incorporated | Trench gate MOSFET and method of making the same |
US6872668B1 (en) | 2000-09-26 | 2005-03-29 | Integrated Device Technology, Inc. | Multi-step tungsten etchback process to preserve barrier integrity in an integrated circuit structure |
DE10056871B4 (de) | 2000-11-16 | 2007-07-12 | Advanced Micro Devices, Inc., Sunnyvale | Feldeffekttransistor mit verbessertem Gatekontakt und Verfahren zur Herstellung desselben |
US6586833B2 (en) | 2000-11-16 | 2003-07-01 | Silicon Semiconductor Corporation | Packaged power devices having vertical power mosfets therein that are flip-chip mounted to slotted gate electrode strip lines |
US6552389B2 (en) | 2000-12-14 | 2003-04-22 | Kabushiki Kaisha Toshiba | Offset-gate-type semiconductor device |
KR100375230B1 (ko) | 2000-12-20 | 2003-03-08 | 삼성전자주식회사 | 매끄러운 텅스텐 표면을 갖는 반도체 장치의 배선 제조방법 |
JP2002270840A (ja) | 2001-03-09 | 2002-09-20 | Toshiba Corp | パワーmosfet |
JP4852792B2 (ja) | 2001-03-30 | 2012-01-11 | 株式会社デンソー | 半導体装置の製造方法 |
JP4421144B2 (ja) | 2001-06-29 | 2010-02-24 | 株式会社東芝 | 半導体装置 |
US6569738B2 (en) | 2001-07-03 | 2003-05-27 | Siliconix, Inc. | Process for manufacturing trench gated MOSFET having drain/drift region |
US6882000B2 (en) | 2001-08-10 | 2005-04-19 | Siliconix Incorporated | Trench MIS device with reduced gate-to-drain capacitance |
US6894397B2 (en) | 2001-10-03 | 2005-05-17 | International Rectifier Corporation | Plural semiconductor devices in monolithic flip chip |
US6657255B2 (en) | 2001-10-30 | 2003-12-02 | General Semiconductor, Inc. | Trench DMOS device with improved drain contact |
US7067920B2 (en) | 2002-01-22 | 2006-06-27 | Elpida Memory, Inc. | Semiconductor device and method of fabricating the same |
JP2003289075A (ja) | 2002-01-22 | 2003-10-10 | Elpida Memory Inc | 半導体装置及びその製造方法 |
DE10212144B4 (de) | 2002-03-19 | 2005-10-06 | Infineon Technologies Ag | Transistoranordnung mit einer Struktur zur elektrischen Kontaktierung von Elektroden einer Trench-Transistorzelle |
US6838722B2 (en) | 2002-03-22 | 2005-01-04 | Siliconix Incorporated | Structures of and methods of fabricating trench-gated MIS devices |
JP4004843B2 (ja) | 2002-04-24 | 2007-11-07 | Necエレクトロニクス株式会社 | 縦型mosfetの製造方法 |
KR100564605B1 (ko) | 2004-01-14 | 2006-03-28 | 삼성전자주식회사 | 반도체 소자의 금속 배선 형성 방법 |
US6746954B2 (en) | 2002-07-02 | 2004-06-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of reworking tungsten particle contaminated semiconductor wafers |
DE10239310B4 (de) | 2002-08-27 | 2005-11-03 | Infineon Technologies Ag | Verfahren zur Herstellung einer elektrisch leitenden Verbindung zwischen einer ersten und einer zweiten vergrabenen Halbleiterschicht |
US7576388B1 (en) | 2002-10-03 | 2009-08-18 | Fairchild Semiconductor Corporation | Trench-gate LDMOS structures |
US6919248B2 (en) | 2003-03-14 | 2005-07-19 | International Rectifier Corporation | Angled implant for shorter trench emitter |
JP3964819B2 (ja) | 2003-04-07 | 2007-08-22 | 株式会社東芝 | 絶縁ゲート型半導体装置 |
US6974750B2 (en) | 2003-06-11 | 2005-12-13 | International Rectifier Corporation | Process for forming a trench power MOS device suitable for large diameter wafers |
JP3703816B2 (ja) | 2003-06-18 | 2005-10-05 | 株式会社東芝 | 半導体装置 |
US7008871B2 (en) | 2003-07-03 | 2006-03-07 | International Business Machines Corporation | Selective capping of copper wiring |
US7138690B2 (en) | 2003-07-21 | 2006-11-21 | Agere Systems Inc. | Shielding structure for use in a metal-oxide-semiconductor device |
US6987052B2 (en) | 2003-10-30 | 2006-01-17 | Agere Systems Inc. | Method for making enhanced substrate contact for a semiconductor device |
US7279743B2 (en) | 2003-12-02 | 2007-10-09 | Vishay-Siliconix | Closed cell trench metal-oxide-semiconductor field effect transistor |
JP4829473B2 (ja) | 2004-01-21 | 2011-12-07 | オンセミコンダクター・トレーディング・リミテッド | 絶縁ゲート型半導体装置およびその製造方法 |
JP2005243664A (ja) | 2004-02-24 | 2005-09-08 | Renesas Technology Corp | 半導体装置およびその製造方法 |
US20050199918A1 (en) | 2004-03-15 | 2005-09-15 | Daniel Calafut | Optimized trench power MOSFET with integrated schottky diode |
US8183629B2 (en) | 2004-05-13 | 2012-05-22 | Vishay-Siliconix | Stacked trench metal-oxide-semiconductor field effect transistor device |
US6906380B1 (en) | 2004-05-13 | 2005-06-14 | Vishay-Siliconix | Drain side gate trench metal-oxide-semiconductor field effect transistor |
US20050280085A1 (en) | 2004-06-16 | 2005-12-22 | Cree Microwave, Inc. | LDMOS transistor having gate shield and trench source capacitor |
US7061057B2 (en) | 2004-06-16 | 2006-06-13 | Cree Microwave, Llc | Laterally diffused MOS transistor having N+ source contact to N-doped substrate |
JP2006012967A (ja) | 2004-06-23 | 2006-01-12 | Toshiba Corp | 半導体装置 |
US7352036B2 (en) | 2004-08-03 | 2008-04-01 | Fairchild Semiconductor Corporation | Semiconductor power device having a top-side drain using a sinker trench |
US7439580B2 (en) | 2004-09-02 | 2008-10-21 | International Rectifier Corporation | Top drain MOSgated device and process of manufacture therefor |
JP2006286953A (ja) | 2005-03-31 | 2006-10-19 | Eudyna Devices Inc | 半導体装置およびその製造方法 |
US7535057B2 (en) | 2005-05-24 | 2009-05-19 | Robert Kuo-Chang Yang | DMOS transistor with a poly-filled deep trench for improved performance |
US20060273380A1 (en) | 2005-06-06 | 2006-12-07 | M-Mos Sdn.Bhd. | Source contact and metal scheme for high density trench MOSFET |
US20060273390A1 (en) | 2005-06-06 | 2006-12-07 | M-Mos Sdn. Bhd. | Gate contact and runners for high density trench MOSFET |
US20060273382A1 (en) * | 2005-06-06 | 2006-12-07 | M-Mos Sdn. Bhd. | High density trench MOSFET with low gate resistance and reduced source contact space |
US7282765B2 (en) | 2005-07-13 | 2007-10-16 | Ciclon Semiconductor Device Corp. | Power LDMOS transistor |
US7385248B2 (en) | 2005-08-09 | 2008-06-10 | Fairchild Semiconductor Corporation | Shielded gate field effect transistor with improved inter-poly dielectric |
US7235845B2 (en) | 2005-08-12 | 2007-06-26 | Ciclon Semiconductor Device Corp. | Power LDMOS transistor |
JP2007142272A (ja) * | 2005-11-21 | 2007-06-07 | Sanyo Electric Co Ltd | 半導体装置 |
US7687851B2 (en) | 2005-11-23 | 2010-03-30 | M-Mos Semiconductor Sdn. Bhd. | High density trench MOSFET with reduced on-resistance |
JP2007150176A (ja) | 2005-11-30 | 2007-06-14 | Sharp Corp | 半導体装置及びその製造方法 |
US7544545B2 (en) | 2005-12-28 | 2009-06-09 | Vishay-Siliconix | Trench polysilicon diode |
US7586147B2 (en) | 2006-04-17 | 2009-09-08 | Taiwan Semiconductor Manufacturing Co. Ltd. | Butted source contact and well strap |
US8471390B2 (en) | 2006-05-12 | 2013-06-25 | Vishay-Siliconix | Power MOSFET contact metallization |
US8008716B2 (en) * | 2006-09-17 | 2011-08-30 | Alpha & Omega Semiconductor, Ltd | Inverted-trench grounded-source FET structure with trenched source body short electrode |
US7468536B2 (en) | 2007-02-16 | 2008-12-23 | Power Integrations, Inc. | Gate metal routing for transistor with checkerboarded layout |
US7952145B2 (en) | 2007-02-20 | 2011-05-31 | Texas Instruments Lehigh Valley Incorporated | MOS transistor device in common source configuration |
JP2008251923A (ja) | 2007-03-30 | 2008-10-16 | Sanyo Electric Co Ltd | 半導体装置 |
JP2008258499A (ja) | 2007-04-06 | 2008-10-23 | Sanyo Electric Co Ltd | 電極構造及び半導体装置 |
US8368126B2 (en) | 2007-04-19 | 2013-02-05 | Vishay-Siliconix | Trench metal oxide semiconductor with recessed trench material and remote contacts |
US8035159B2 (en) | 2007-04-30 | 2011-10-11 | Alpha & Omega Semiconductor, Ltd. | Device structure and manufacturing method using HDP deposited source-body implant block |
CN103762243B (zh) | 2007-09-21 | 2017-07-28 | 飞兆半导体公司 | 功率器件 |
US7550803B1 (en) | 2008-04-15 | 2009-06-23 | United Microelectronics Corp. | Vertical double-diffusion metal-oxide-semiconductor transistor device |
US7781832B2 (en) | 2008-05-28 | 2010-08-24 | Ptek Technology Co., Ltd. | Trench-type power MOS transistor and integrated circuit utilizing the same |
TWI396240B (zh) * | 2009-05-08 | 2013-05-11 | Anpec Electronics Corp | 製造功率半導體元件的方法 |
US9306056B2 (en) | 2009-10-30 | 2016-04-05 | Vishay-Siliconix | Semiconductor device with trench-like feed-throughs |
US8604525B2 (en) | 2009-11-02 | 2013-12-10 | Vishay-Siliconix | Transistor structure with feed-through source-to-substrate contact |
-
2009
- 2009-10-30 US US12/610,148 patent/US9306056B2/en active Active
-
2010
- 2010-10-29 CN CN201080056535.0A patent/CN102648517B/zh active Active
- 2010-10-29 WO PCT/US2010/054877 patent/WO2011053880A2/en active Application Filing
- 2010-10-29 JP JP2012537156A patent/JP2013509729A/ja active Pending
- 2010-10-29 EP EP10827586.8A patent/EP2494590B1/en active Active
- 2010-10-29 EP EP14173340.2A patent/EP2802013B1/en active Active
- 2010-10-29 KR KR1020127010451A patent/KR101659853B1/ko active IP Right Grant
-
2015
- 2015-02-17 JP JP2015028533A patent/JP6130415B2/ja active Active
-
2016
- 2016-04-05 US US15/091,431 patent/US10032901B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08139182A (ja) * | 1994-11-07 | 1996-05-31 | Sony Corp | 多層配線構造 |
JP2004502293A (ja) * | 2000-02-10 | 2004-01-22 | インターナショナル・レクチファイヤー・コーポレーション | 単一表面上のバンプコンタクトを有する垂直伝導フリップチップ半導体デバイス |
JP2002353452A (ja) * | 2001-05-25 | 2002-12-06 | Toshiba Corp | 電力用半導体素子 |
JP2006121041A (ja) * | 2004-09-24 | 2006-05-11 | Toshiba Corp | 半導体装置および半導体装置の製造方法 |
JP2007013063A (ja) * | 2005-07-04 | 2007-01-18 | Fujitsu Ltd | 半導体装置 |
JP2007184553A (ja) * | 2005-12-06 | 2007-07-19 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
JP2008277365A (ja) * | 2007-04-26 | 2008-11-13 | Nec Electronics Corp | 半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
KR101659853B1 (ko) | 2016-09-30 |
EP2494590A4 (en) | 2013-04-24 |
JP2013509729A (ja) | 2013-03-14 |
JP6130415B2 (ja) | 2017-05-17 |
EP2802013B1 (en) | 2019-06-12 |
EP2494590B1 (en) | 2017-07-19 |
CN102648517A (zh) | 2012-08-22 |
US20110101525A1 (en) | 2011-05-05 |
WO2011053880A3 (en) | 2011-08-04 |
KR20120118455A (ko) | 2012-10-26 |
US20170025527A1 (en) | 2017-01-26 |
EP2802013A1 (en) | 2014-11-12 |
EP2494590A2 (en) | 2012-09-05 |
US9306056B2 (en) | 2016-04-05 |
CN102648517B (zh) | 2016-02-03 |
US10032901B2 (en) | 2018-07-24 |
WO2011053880A2 (en) | 2011-05-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8889514B2 (en) | Trench MOSFET having a top side drain | |
KR100848968B1 (ko) | 싱커 트렌치를 사용하는 상부 드레인을 구비한 전력 반도체장치 | |
TWI407548B (zh) | 積體有感應電晶體的分立功率金屬氧化物半導體場效應電晶體 | |
JP5511308B2 (ja) | 半導体装置およびその製造方法 | |
JP6130415B2 (ja) | 半導体素子 | |
US20150372135A1 (en) | Semiconductor device having vertical channel, resistive memory device including the same, and method of manufacturing the same | |
JP2012009671A (ja) | 半導体装置およびその製造方法 | |
US9412810B2 (en) | Super-junction trench MOSFETs with closed cell layout having shielded gate | |
KR20090039199A (ko) | 반도체 소자 및 그 제조 방법 | |
US20090200607A1 (en) | Power mosfet | |
US8652906B2 (en) | Method for manufacturing a semiconductor device and semiconductor device | |
TW201314901A (zh) | 橫向堆疊式超級接面功率半導體元件 | |
US9012985B2 (en) | Semiconductor device having a trench whose upper width is wider than a lower width thereof, and a method for fabricating the same | |
TWI435449B (zh) | 溝槽式功率半導體元件及其製造方法 | |
JP2003318394A (ja) | 半導体装置及び半導体装置の製造方法 | |
KR101204917B1 (ko) | 한 개의 게이트에 대해 두 개의 트랜지스터를 구비한메모리 소자 및 상기 메모리 소자의 제조 방법 | |
KR20100013937A (ko) | 반도체 소자 및 이의 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150525 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20160208 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160404 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20160701 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160901 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170328 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170413 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6130415 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |