JP2013168209A5 - - Google Patents

Download PDF

Info

Publication number
JP2013168209A5
JP2013168209A5 JP2013021507A JP2013021507A JP2013168209A5 JP 2013168209 A5 JP2013168209 A5 JP 2013168209A5 JP 2013021507 A JP2013021507 A JP 2013021507A JP 2013021507 A JP2013021507 A JP 2013021507A JP 2013168209 A5 JP2013168209 A5 JP 2013168209A5
Authority
JP
Japan
Prior art keywords
word line
switch
global
memory
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2013021507A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013168209A (ja
JP6099419B2 (ja
Filing date
Publication date
Priority claimed from US13/458,975 external-priority patent/US8824212B2/en
Application filed filed Critical
Publication of JP2013168209A publication Critical patent/JP2013168209A/ja
Publication of JP2013168209A5 publication Critical patent/JP2013168209A5/ja
Application granted granted Critical
Publication of JP6099419B2 publication Critical patent/JP6099419B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2013021507A 2012-02-09 2013-02-06 セグメント化されたワード線を備えた熱アシストフラッシュメモリ Active JP6099419B2 (ja)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US201261596886P 2012-02-09 2012-02-09
US61/596,886 2012-02-09
US201261603810P 2012-02-27 2012-02-27
US61/603,810 2012-02-27
US13/458,975 2012-04-27
US13/458,975 US8824212B2 (en) 2011-05-02 2012-04-27 Thermally assisted flash memory with segmented word lines

Publications (3)

Publication Number Publication Date
JP2013168209A JP2013168209A (ja) 2013-08-29
JP2013168209A5 true JP2013168209A5 (enExample) 2015-05-21
JP6099419B2 JP6099419B2 (ja) 2017-03-22

Family

ID=47747405

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013021507A Active JP6099419B2 (ja) 2012-02-09 2013-02-06 セグメント化されたワード線を備えた熱アシストフラッシュメモリ

Country Status (5)

Country Link
EP (1) EP2626903B1 (enExample)
JP (1) JP6099419B2 (enExample)
KR (1) KR102007272B1 (enExample)
CN (1) CN103247337B (enExample)
TW (1) TWI514387B (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9666593B2 (en) 2014-09-29 2017-05-30 Sandisk Technologies Llc Alternating refractive index in charge-trapping film in three-dimensional memory
JP2017011123A (ja) * 2015-06-23 2017-01-12 ルネサスエレクトロニクス株式会社 半導体装置および半導体装置の駆動方法
TWI564893B (zh) * 2015-06-30 2017-01-01 財團法人工業技術研究院 記憶體控制方法及其系統
EP3381036B1 (en) * 2015-11-25 2021-07-21 Sunrise Memory Corporation Three-dimensional vertical nor flash thin film transistor strings
US9570192B1 (en) * 2016-03-04 2017-02-14 Qualcomm Incorporated System and method for reducing programming voltage stress on memory cell devices
US9773553B1 (en) * 2016-08-19 2017-09-26 Micron Technology, Inc. Segmented memory and operation
US10014390B1 (en) 2017-10-10 2018-07-03 Globalfoundries Inc. Inner spacer formation for nanosheet field-effect transistors with tall suspensions
US11538523B2 (en) * 2018-08-17 2022-12-27 Tetramem Inc. Crossbar array with reduced disturbance
KR102766456B1 (ko) * 2019-06-21 2025-02-12 에스케이하이닉스 주식회사 리드 디스터번스를 완화시킬 수 있는 비휘발성 메모리 장치 및 이를 이용하는 시스템
US11557341B2 (en) * 2019-12-27 2023-01-17 Micron Technology, Inc. Memory array structures and methods for determination of resistive characteristics of access lines
CN113946178B (zh) * 2020-07-15 2023-04-28 上海江波龙微电子技术有限公司 存储器及其偏置电压产生电路、方法
US12385788B2 (en) * 2020-11-30 2025-08-12 Stmicroelectronics S.R.L. Thermographic sensor with thermal transistors driven by thermo-couples
US12094549B2 (en) * 2021-09-01 2024-09-17 Micron Technology, Inc. Defect detection during erase operations
US12156472B2 (en) * 2021-09-02 2024-11-26 Micron Technology, Inc. Power regeneration in a memory device
CN114093829A (zh) * 2021-11-02 2022-02-25 中国科学院微电子研究所 一种存储单元、三维存储器及其操作方法
US20240421032A1 (en) * 2021-11-02 2024-12-19 Institute of Microelectronics, Chinese Academy of Sciences Memory cell, three-dimensional memory, and method of operating three-dimensional memory
US20240324225A1 (en) * 2023-03-20 2024-09-26 Ememory Technology Inc. Storage transistor of charge-trapping non-volatile memory

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100589569B1 (ko) * 2001-07-17 2006-06-19 산요덴키가부시키가이샤 반도체 메모리 장치
US6911704B2 (en) * 2003-10-14 2005-06-28 Advanced Micro Devices, Inc. Memory cell array with staggered local inter-connect structure
US7315474B2 (en) 2005-01-03 2008-01-01 Macronix International Co., Ltd Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays
US7301818B2 (en) * 2005-09-12 2007-11-27 Macronix International Co., Ltd. Hole annealing methods of non-volatile memory cells
JP4907173B2 (ja) * 2006-01-05 2012-03-28 マクロニクス インターナショナル カンパニー リミテッド 不揮発性メモリセル、これを有するメモリアレイ、並びに、セル及びアレイの操作方法
US7382654B2 (en) 2006-03-31 2008-06-03 Macronix International Co., Ltd. Trapping storage flash memory cell structure with inversion source and drain regions
US7391652B2 (en) * 2006-05-05 2008-06-24 Macronix International Co., Ltd. Method of programming and erasing a p-channel BE-SONOS NAND flash memory
US7646664B2 (en) * 2006-10-09 2010-01-12 Samsung Electronics Co., Ltd. Semiconductor device with three-dimensional array structure
KR20090097893A (ko) * 2006-11-29 2009-09-16 램버스 인코포레이티드 작동열화를 반전시킬 가열회로가 내장된 집적회로
US8344475B2 (en) * 2006-11-29 2013-01-01 Rambus Inc. Integrated circuit heating to effect in-situ annealing
KR20090037690A (ko) 2007-10-12 2009-04-16 삼성전자주식회사 비휘발성 메모리 소자, 그 동작 방법 및 그 제조 방법
WO2011022123A1 (en) * 2009-08-21 2011-02-24 Rambus Inc. In-situ memory annealing
KR101060899B1 (ko) * 2009-12-23 2011-08-30 주식회사 하이닉스반도체 반도체 메모리 장치 및 이의 동작 방법

Similar Documents

Publication Publication Date Title
JP2013168209A5 (enExample)
JP2012238371A5 (enExample)
US20120327708A1 (en) High-endurance phase change memory devices and methods for operating the same
JP6005343B2 (ja) 電力消費量を削減したmramベースのメモリ装置の書き込み方法
JP2012522329A5 (enExample)
TWI534804B (zh) Resistance change memory
US7974121B2 (en) Write current compensation using word line boosting circuitry
JP6240340B2 (ja) クロスポイントメモリにおける読み出しディスターブの軽減
JP2008521157A5 (enExample)
JP2013214296A5 (enExample)
JP2011109084A5 (ja) 半導体装置、中央演算処理装置
JP2007305231A5 (enExample)
TWI686802B (zh) 記憶體裝置及其操作方法
JP2012074125A5 (ja) 半導体装置の駆動方法、及び半導体装置
JP2014179618A5 (enExample)
JP2012252765A5 (ja) 半導体装置
JP2016537720A5 (enExample)
WO2008120579A1 (ja) 半導体記憶装置
TW201523610A (zh) 電阻式隨機存取記憶體之寫入緩衝器
JP2012099823A (ja) プログラム可能メモリ素子を備える装置、データ記憶メモリを備える装置、ならびにデータ書込および保持方法
TW201528264A (zh) 存儲器單元和存儲裝置
JP2016033842A5 (enExample)
CN104795109A (zh) 动态随机存取存储器与选择性地执行刷新操作的方法
TWI544485B (zh) 用於相變化記憶體之交錯式寫入與驗證
US20100246240A1 (en) Semiconductor device configuration method