JP2016537720A5 - - Google Patents

Download PDF

Info

Publication number
JP2016537720A5
JP2016537720A5 JP2016528851A JP2016528851A JP2016537720A5 JP 2016537720 A5 JP2016537720 A5 JP 2016537720A5 JP 2016528851 A JP2016528851 A JP 2016528851A JP 2016528851 A JP2016528851 A JP 2016528851A JP 2016537720 A5 JP2016537720 A5 JP 2016537720A5
Authority
JP
Japan
Prior art keywords
data masking
masking operation
memory device
state
pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016528851A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016537720A (ja
JP6363191B2 (ja
Filing date
Publication date
Priority claimed from US14/079,620 external-priority patent/US9383809B2/en
Application filed filed Critical
Publication of JP2016537720A publication Critical patent/JP2016537720A/ja
Publication of JP2016537720A5 publication Critical patent/JP2016537720A5/ja
Application granted granted Critical
Publication of JP6363191B2 publication Critical patent/JP6363191B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016528851A 2013-11-13 2014-11-13 データマスキングを介してメモリｉ／ｏ電力を低減するためのシステムおよび方法 Expired - Fee Related JP6363191B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/079,620 US9383809B2 (en) 2013-11-13 2013-11-13 System and method for reducing memory I/O power via data masking
US14/079,620 2013-11-13
PCT/US2014/065356 WO2015073613A1 (en) 2013-11-13 2014-11-13 System and method for reducing memory i/o power via data masking

Publications (3)

Publication Number Publication Date
JP2016537720A JP2016537720A (ja) 2016-12-01
JP2016537720A5 true JP2016537720A5 (enExample) 2017-12-07
JP6363191B2 JP6363191B2 (ja) 2018-07-25

Family

ID=52023624

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016528851A Expired - Fee Related JP6363191B2 (ja) 2013-11-13 2014-11-13 データマスキングを介してメモリｉ／ｏ電力を低減するためのシステムおよび方法

Country Status (6)

Country Link
US (1) US9383809B2 (enExample)
EP (1) EP3069345B1 (enExample)
JP (1) JP6363191B2 (enExample)
KR (1) KR20160085779A (enExample)
CN (1) CN105706168B (enExample)
WO (1) WO2015073613A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180335828A1 (en) * 2017-05-19 2018-11-22 Qualcomm Incorporated Systems and methods for reducing memory power consumption via device-specific customization of ddr interface parameters
US10332582B2 (en) 2017-08-02 2019-06-25 Qualcomm Incorporated Partial refresh technique to save memory refresh power
JP7197998B2 (ja) * 2018-05-02 2022-12-28 キヤノン株式会社 メモリコントローラおよびメモリコントローラで実施される方法
US10795830B2 (en) 2018-07-20 2020-10-06 Qualcomm Incorporated Write access control for double data rate write-x/datacopy0 commands
CN109388177B (zh) * 2018-10-15 2021-07-27 北京电子工程总体研究所 基于多内核dsp的内核间时序同步方法和数据传输方法
US11150818B2 (en) * 2019-09-11 2021-10-19 International Business Machines Corporation Memory array having power consumption characteristics
CN115565563A (zh) * 2021-07-02 2023-01-03 脸萌有限公司 存储电路、芯片、数据处理方法和电子设备
US11948625B2 (en) 2021-09-09 2024-04-02 Winbond Electronics Corporation Systems on chips, memory circuits, and methods for accessing data in a memory circuit directly using a transistor-level operation signal

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW493119B (en) 2001-03-28 2002-07-01 Via Tech Inc Method for automatically identifying the type of memory and motherboard using the same
JP2006066020A (ja) 2004-08-30 2006-03-09 Fujitsu Ltd 半導体記憶装置
US7477257B2 (en) 2005-12-15 2009-01-13 Nvidia Corporation Apparatus, system, and method for graphics memory hub
JP2009187615A (ja) * 2008-02-05 2009-08-20 Elpida Memory Inc 半導体記憶装置
CN101673227A (zh) * 2008-09-11 2010-03-17 英业达股份有限公司 存储器位错误产生装置
US7830726B2 (en) 2008-09-30 2010-11-09 Seagate Technology Llc Data storage using read-mask-write operation
US8332876B2 (en) * 2008-11-20 2012-12-11 Ati Technologies Ulc Method, system and apparatus for tri-stating unused data bytes during DDR DRAM writes
JP2011170942A (ja) 2010-02-22 2011-09-01 Elpida Memory Inc 半導体装置
JP5398664B2 (ja) 2010-08-13 2014-01-29 ルネサスエレクトロニクス株式会社 半導体メモリ
JP5876271B2 (ja) * 2011-11-01 2016-03-02 ルネサスエレクトロニクス株式会社 メモリ制御装置
US8726139B2 (en) 2011-12-14 2014-05-13 Advanced Micro Devices, Inc. Unified data masking, data poisoning, and data bus inversion signaling

Similar Documents

Publication Publication Date Title
JP2016537720A5 (enExample)
Seshadri et al. Simple operations in memory to reduce data movement
TW201614479A (en) Non-volatile memory device and control method for controller
SG11201806099WA (en) Method and apparatus for accessing flash memory device
JP2019522284A5 (enExample)
JP2017535854A5 (enExample)
EP2854034A3 (en) Data mirroring control apparatus and method
EP2763047A3 (en) Method and system for reducing write latency in a data storage system by using a command-push model
EP2778890A3 (en) Storage device assisted data de-duplication
JP2014110073A5 (ja) スマートメモリアーキテクチャを提供するための方法
WO2012082656A3 (en) Universal timing waveforms sets to improve random access read and write speed of memories
JP2014157603A5 (enExample)
SG11201907942QA (en) Blockchain cluster processing system and method, computer device and storage medium
WO2015020900A3 (en) Method and device for error correcting code (ecc) error handling
JP2012216210A5 (enExample)
WO2016174521A8 (en) Multiple read and write port memory
EP2759935A3 (en) Storage device, flash memory, and operating method
WO2014122320A3 (de) Verändern eines signalwerts eines fpga zur laufzeit
JP2014191020A5 (enExample)
JP2018502425A5 (enExample)
JP2016186828A5 (ja) 記憶装置および記憶制御方法
CN106128504A (zh) 储存设备及其操作方法
KR102120825B1 (ko) 메모리 장치 및 이를 포함하는 메모리 시스템
JP2013248526A5 (enExample)
TWI544485B (zh) 用於相變化記憶體之交錯式寫入與驗證