JP2012208342A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2012208342A5 JP2012208342A5 JP2011074348A JP2011074348A JP2012208342A5 JP 2012208342 A5 JP2012208342 A5 JP 2012208342A5 JP 2011074348 A JP2011074348 A JP 2011074348A JP 2011074348 A JP2011074348 A JP 2011074348A JP 2012208342 A5 JP2012208342 A5 JP 2012208342A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- ext
- skew
- signal ext
- signal processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000003111 delayed effect Effects 0.000 description 3
- 230000007257 malfunction Effects 0.000 description 1
Images
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011074348A JP2012208342A (ja) | 2011-03-30 | 2011-03-30 | 信号処理回路と信号処理方法および表示装置 |
| TW101109666A TW201301257A (zh) | 2011-03-30 | 2012-03-21 | 訊號處理電路、訊號處理方法及顯示設備 |
| KR1020120029400A KR20120112059A (ko) | 2011-03-30 | 2012-03-22 | 신호 처리 회로, 신호 처리 방법 및 표시 장치 |
| CN2012100843465A CN102737618A (zh) | 2011-03-30 | 2012-03-23 | 信号处理电路、信号处理方法和显示装置 |
| US13/428,129 US20120249565A1 (en) | 2011-03-30 | 2012-03-23 | Signal processing circuit, signal processing method, and display apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011074348A JP2012208342A (ja) | 2011-03-30 | 2011-03-30 | 信号処理回路と信号処理方法および表示装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2012208342A JP2012208342A (ja) | 2012-10-25 |
| JP2012208342A5 true JP2012208342A5 (enExample) | 2014-04-03 |
Family
ID=46926598
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2011074348A Pending JP2012208342A (ja) | 2011-03-30 | 2011-03-30 | 信号処理回路と信号処理方法および表示装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20120249565A1 (enExample) |
| JP (1) | JP2012208342A (enExample) |
| KR (1) | KR20120112059A (enExample) |
| CN (1) | CN102737618A (enExample) |
| TW (1) | TW201301257A (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI463432B (zh) * | 2012-10-05 | 2014-12-01 | Genesys Logic Inc | 圖像資料處理方法 |
| KR101695007B1 (ko) * | 2012-12-14 | 2017-01-10 | 한국전자통신연구원 | 대용량 비디오 데이터의 병렬 처리 장치 및 방법 |
| JP6034703B2 (ja) * | 2013-01-21 | 2016-11-30 | サターン ライセンシング エルエルシーSaturn Licensing LLC | 変換回路、画像処理装置および変換方法 |
| KR20140112892A (ko) * | 2013-03-14 | 2014-09-24 | 삼성디스플레이 주식회사 | 터치 스크린 패널 및 그 제조 방법 |
| JP2015001549A (ja) * | 2013-06-13 | 2015-01-05 | ソニー株式会社 | 信号出力装置、信号出力方法、及び映像表示装置 |
| WO2015136571A1 (ja) * | 2014-03-11 | 2015-09-17 | パナソニック液晶ディスプレイ株式会社 | 表示装置及びその駆動方法 |
| KR102631190B1 (ko) * | 2016-10-31 | 2024-01-29 | 엘지디스플레이 주식회사 | 유기 발광 표시 장치 및 이의 구동 방법 |
| KR102783269B1 (ko) * | 2019-10-21 | 2025-03-20 | 삼성디스플레이 주식회사 | 구동 컨트롤러 및 그것을 포함하는 표시 장치 |
| DE112020000617T5 (de) * | 2019-12-17 | 2021-11-04 | Panasonic Intellectual Property Management Co., Ltd. | Anzeigesteuerungssystem, mobiler Körper, Anzeigesteuerungsverfahren, Anzeigevorrichtung, Anzeigeverfahren und Programm |
| CN119603419B (zh) * | 2024-12-19 | 2025-11-25 | 深圳曦华科技有限公司 | 芯片以及显示设备 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2907988B2 (ja) * | 1990-10-05 | 1999-06-21 | 株式会社日立製作所 | ワイドテレビジョン受信機 |
| US5841430A (en) * | 1992-01-30 | 1998-11-24 | Icl Personal Systems Oy | Digital video display having analog interface with clock and video signals synchronized to reduce image flicker |
| EP0920194A4 (en) * | 1996-08-13 | 2000-11-02 | Fujitsu General Ltd | PHASE CONTROL CIRCUIT FOR DIGITAL DISPLAY DEVICE |
| JPH1055161A (ja) * | 1996-08-13 | 1998-02-24 | Fujitsu General Ltd | デジタル映像処理装置用のpll回路 |
| US6333750B1 (en) * | 1997-03-12 | 2001-12-25 | Cybex Computer Products Corporation | Multi-sourced video distribution hub |
| US5914757A (en) * | 1997-04-21 | 1999-06-22 | Philips Electronics North America Corporation | Synchronization of multiple video and graphic sources with a display using a slow PLL approach |
| JP3582382B2 (ja) * | 1998-11-13 | 2004-10-27 | 株式会社日立製作所 | マルチディスプレイ装置の表示制御装置、表示装置及びマルチディスプレイ装置 |
| JP2000232649A (ja) * | 1998-12-10 | 2000-08-22 | Fujitsu Ltd | Mpegビデオ復号器及びmpegビデオ復号方法 |
| JP2006148765A (ja) * | 2004-11-24 | 2006-06-08 | Seiko Epson Corp | テレビ受像機 |
| JP5099406B2 (ja) * | 2006-11-14 | 2012-12-19 | ソニー株式会社 | 信号処理回路および方法 |
| JP5106893B2 (ja) * | 2007-03-20 | 2012-12-26 | 三菱電機株式会社 | 表示装置 |
| JP5335273B2 (ja) * | 2008-04-17 | 2013-11-06 | キヤノン株式会社 | メモリ制御装置及びメモリの制御方法 |
| JP2011061323A (ja) * | 2009-09-07 | 2011-03-24 | Toshiba Corp | 同期信号制御回路及び表示装置 |
-
2011
- 2011-03-30 JP JP2011074348A patent/JP2012208342A/ja active Pending
-
2012
- 2012-03-21 TW TW101109666A patent/TW201301257A/zh unknown
- 2012-03-22 KR KR1020120029400A patent/KR20120112059A/ko not_active Withdrawn
- 2012-03-23 CN CN2012100843465A patent/CN102737618A/zh active Pending
- 2012-03-23 US US13/428,129 patent/US20120249565A1/en not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2012208342A5 (enExample) | ||
| US9030242B2 (en) | Data output timing control circuit for semiconductor apparatus | |
| TW201130229A (en) | Delay locked loop and method of driving delay locked loop | |
| EP2884228A3 (en) | Detection device, sensor, electronic apparatus and moving object | |
| JP2016021628A5 (enExample) | ||
| WO2012121892A3 (en) | Delay circuitry | |
| JP2016522499A5 (enExample) | ||
| EP2592752A3 (en) | Duty cycle distortion correction circuitry | |
| WO2010136041A3 (en) | Method and system for controlling a wind power system comprising data processors synchronization | |
| JP2007538468A5 (enExample) | ||
| ATE403183T1 (de) | Synchronisation mehrerer betriebsflugprogramme | |
| ATE398892T1 (de) | Synchronisierung von audio mit verzögertem video | |
| SG11201803662SA (en) | Method for synchronising data converters by means of a signal transmitted from one to the next | |
| GB201209121D0 (en) | Apparatus and method for synchronising signals | |
| WO2013188272A3 (en) | Optimizing power in a memory device | |
| JP2017517077A5 (enExample) | ||
| GB2547609A (en) | Synchronizing downhole subs | |
| TW200609899A (en) | Image signal processing apparatus and phase synchronization method | |
| KR20130044976A (ko) | 스테레오카메라의 동기화 장치, 스테레오카메라 및 스테레오카메라의 동기화 방법 | |
| WO2013052186A3 (en) | Jitter suppression in type i delay-locked loops | |
| JP2013046268A (ja) | クロック分周装置 | |
| JP6351542B2 (ja) | 回路基板、および表示装置 | |
| US8723570B2 (en) | Delay-locked loop and method for a delay-locked loop generating an application clock | |
| JP2012175271A5 (enExample) | ||
| JP2016224089A5 (enExample) |