JP2012208342A - 信号処理回路と信号処理方法および表示装置 - Google Patents
信号処理回路と信号処理方法および表示装置 Download PDFInfo
- Publication number
- JP2012208342A JP2012208342A JP2011074348A JP2011074348A JP2012208342A JP 2012208342 A JP2012208342 A JP 2012208342A JP 2011074348 A JP2011074348 A JP 2011074348A JP 2011074348 A JP2011074348 A JP 2011074348A JP 2012208342 A JP2012208342 A JP 2012208342A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- signal processing
- processing circuit
- video
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/02—Composition of display devices
- G09G2300/026—Video wall, i.e. juxtaposition of a plurality of screens to create a display screen of bigger dimensions
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2352/00—Parallel handling of streams of display data
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/06—Use of more than one graphics processor to process data before displaying to one or more screens
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/399—Control of the bit-mapped memory using two or more bit-mapped memories, the operations of which are switched in time, e.g. ping-pong buffers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Picture Signal Circuits (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011074348A JP2012208342A (ja) | 2011-03-30 | 2011-03-30 | 信号処理回路と信号処理方法および表示装置 |
| TW101109666A TW201301257A (zh) | 2011-03-30 | 2012-03-21 | 訊號處理電路、訊號處理方法及顯示設備 |
| KR1020120029400A KR20120112059A (ko) | 2011-03-30 | 2012-03-22 | 신호 처리 회로, 신호 처리 방법 및 표시 장치 |
| CN2012100843465A CN102737618A (zh) | 2011-03-30 | 2012-03-23 | 信号处理电路、信号处理方法和显示装置 |
| US13/428,129 US20120249565A1 (en) | 2011-03-30 | 2012-03-23 | Signal processing circuit, signal processing method, and display apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011074348A JP2012208342A (ja) | 2011-03-30 | 2011-03-30 | 信号処理回路と信号処理方法および表示装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2012208342A true JP2012208342A (ja) | 2012-10-25 |
| JP2012208342A5 JP2012208342A5 (enExample) | 2014-04-03 |
Family
ID=46926598
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2011074348A Pending JP2012208342A (ja) | 2011-03-30 | 2011-03-30 | 信号処理回路と信号処理方法および表示装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20120249565A1 (enExample) |
| JP (1) | JP2012208342A (enExample) |
| KR (1) | KR20120112059A (enExample) |
| CN (1) | CN102737618A (enExample) |
| TW (1) | TW201301257A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015136571A1 (ja) * | 2014-03-11 | 2015-09-17 | パナソニック液晶ディスプレイ株式会社 | 表示装置及びその駆動方法 |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI463432B (zh) * | 2012-10-05 | 2014-12-01 | Genesys Logic Inc | 圖像資料處理方法 |
| KR101695007B1 (ko) * | 2012-12-14 | 2017-01-10 | 한국전자통신연구원 | 대용량 비디오 데이터의 병렬 처리 장치 및 방법 |
| JP6034703B2 (ja) * | 2013-01-21 | 2016-11-30 | サターン ライセンシング エルエルシーSaturn Licensing LLC | 変換回路、画像処理装置および変換方法 |
| KR20140112892A (ko) * | 2013-03-14 | 2014-09-24 | 삼성디스플레이 주식회사 | 터치 스크린 패널 및 그 제조 방법 |
| JP2015001549A (ja) * | 2013-06-13 | 2015-01-05 | ソニー株式会社 | 信号出力装置、信号出力方法、及び映像表示装置 |
| KR102631190B1 (ko) * | 2016-10-31 | 2024-01-29 | 엘지디스플레이 주식회사 | 유기 발광 표시 장치 및 이의 구동 방법 |
| KR102783269B1 (ko) * | 2019-10-21 | 2025-03-20 | 삼성디스플레이 주식회사 | 구동 컨트롤러 및 그것을 포함하는 표시 장치 |
| DE112020000617T5 (de) * | 2019-12-17 | 2021-11-04 | Panasonic Intellectual Property Management Co., Ltd. | Anzeigesteuerungssystem, mobiler Körper, Anzeigesteuerungsverfahren, Anzeigevorrichtung, Anzeigeverfahren und Programm |
| CN119603419B (zh) * | 2024-12-19 | 2025-11-25 | 深圳曦华科技有限公司 | 芯片以及显示设备 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04144387A (ja) * | 1990-10-05 | 1992-05-18 | Hitachi Ltd | ワイドテレビジョン受信機 |
| JPH1055161A (ja) * | 1996-08-13 | 1998-02-24 | Fujitsu General Ltd | デジタル映像処理装置用のpll回路 |
| JP2000513169A (ja) * | 1997-04-21 | 2000-10-03 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 複数のビデオ及びグラフィック源の低速pll手法を用いたディスプレイへの同期 |
| JP2006148765A (ja) * | 2004-11-24 | 2006-06-08 | Seiko Epson Corp | テレビ受像機 |
| JP2008236277A (ja) * | 2007-03-20 | 2008-10-02 | Mitsubishi Electric Corp | 表示装置 |
| JP2009258416A (ja) * | 2008-04-17 | 2009-11-05 | Canon Inc | メモリ制御装置及びメモリの制御方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5841430A (en) * | 1992-01-30 | 1998-11-24 | Icl Personal Systems Oy | Digital video display having analog interface with clock and video signals synchronized to reduce image flicker |
| EP0920194A4 (en) * | 1996-08-13 | 2000-11-02 | Fujitsu General Ltd | PHASE CONTROL CIRCUIT FOR DIGITAL DISPLAY DEVICE |
| US6333750B1 (en) * | 1997-03-12 | 2001-12-25 | Cybex Computer Products Corporation | Multi-sourced video distribution hub |
| JP3582382B2 (ja) * | 1998-11-13 | 2004-10-27 | 株式会社日立製作所 | マルチディスプレイ装置の表示制御装置、表示装置及びマルチディスプレイ装置 |
| JP2000232649A (ja) * | 1998-12-10 | 2000-08-22 | Fujitsu Ltd | Mpegビデオ復号器及びmpegビデオ復号方法 |
| JP5099406B2 (ja) * | 2006-11-14 | 2012-12-19 | ソニー株式会社 | 信号処理回路および方法 |
| JP2011061323A (ja) * | 2009-09-07 | 2011-03-24 | Toshiba Corp | 同期信号制御回路及び表示装置 |
-
2011
- 2011-03-30 JP JP2011074348A patent/JP2012208342A/ja active Pending
-
2012
- 2012-03-21 TW TW101109666A patent/TW201301257A/zh unknown
- 2012-03-22 KR KR1020120029400A patent/KR20120112059A/ko not_active Withdrawn
- 2012-03-23 CN CN2012100843465A patent/CN102737618A/zh active Pending
- 2012-03-23 US US13/428,129 patent/US20120249565A1/en not_active Abandoned
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04144387A (ja) * | 1990-10-05 | 1992-05-18 | Hitachi Ltd | ワイドテレビジョン受信機 |
| JPH1055161A (ja) * | 1996-08-13 | 1998-02-24 | Fujitsu General Ltd | デジタル映像処理装置用のpll回路 |
| JP2000513169A (ja) * | 1997-04-21 | 2000-10-03 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 複数のビデオ及びグラフィック源の低速pll手法を用いたディスプレイへの同期 |
| JP2006148765A (ja) * | 2004-11-24 | 2006-06-08 | Seiko Epson Corp | テレビ受像機 |
| JP2008236277A (ja) * | 2007-03-20 | 2008-10-02 | Mitsubishi Electric Corp | 表示装置 |
| JP2009258416A (ja) * | 2008-04-17 | 2009-11-05 | Canon Inc | メモリ制御装置及びメモリの制御方法 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015136571A1 (ja) * | 2014-03-11 | 2015-09-17 | パナソニック液晶ディスプレイ株式会社 | 表示装置及びその駆動方法 |
| US9972264B2 (en) | 2014-03-11 | 2018-05-15 | Panasonic Liquid Crystal Display Co., Ltd. | Display device and driving method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| US20120249565A1 (en) | 2012-10-04 |
| TW201301257A (zh) | 2013-01-01 |
| KR20120112059A (ko) | 2012-10-11 |
| CN102737618A (zh) | 2012-10-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2012208342A (ja) | 信号処理回路と信号処理方法および表示装置 | |
| JP6538179B2 (ja) | 表示制御装置、表示装置、表示制御装置の制御方法、および制御プログラム | |
| US10049642B2 (en) | Sending frames using adjustable vertical blanking intervals | |
| CN101427300B (zh) | 显示器控制器、图形处理器、描绘处理装置及描绘控制方法 | |
| TW201411591A (zh) | 顯示驅動器積體電路及其顯示資料處理方法 | |
| JP6500198B2 (ja) | 遊技機 | |
| JP2015125411A (ja) | 映像処理装置 | |
| JP2015096920A (ja) | 画像処理装置および画像処理システムの制御方法 | |
| JP2019139060A (ja) | 画像処理装置および画像処理方法 | |
| US9691355B2 (en) | Method of reading data, method of transmitting data and mobile device thereof | |
| JP5388540B2 (ja) | 画像処理装置、画像処理方法、コンピュータプログラム及び記憶媒体 | |
| US11948534B2 (en) | Display cycle control system | |
| JP2006301724A (ja) | メモリコントローラ、画像処理コントローラ及び電子機器 | |
| JP2002014645A (ja) | フレーム内時分割階調表示方式への画像データ変換装置 | |
| JP2006011074A (ja) | 表示コントローラ、電子機器及び画像データ供給方法 | |
| CN101901591B (zh) | 具有多个控制器的显示装置以及视频数据处理方法 | |
| JP2011048238A (ja) | 表示コントローラ及びそれを用いた電子機器 | |
| JP4984630B2 (ja) | 映像信号変換装置 | |
| CN112785980B (zh) | 显示驱动装置、方法及oled显示装置 | |
| US11688031B2 (en) | Resynchronization of a display system and GPU after panel self refresh | |
| JP6359435B2 (ja) | 画像表示システム | |
| TWI493537B (zh) | 顯示系統及其資料傳遞方法 | |
| JP4400866B2 (ja) | パターンジェネレータ | |
| JP2016206368A (ja) | ブリッジic及び電子機器 | |
| JP2011090327A (ja) | 映像信号変換装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140214 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20140214 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20141031 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20141224 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20150414 |