JP2009267411A - 複数メモリ層を有するメモリセルを含む記憶装置 - Google Patents
複数メモリ層を有するメモリセルを含む記憶装置 Download PDFInfo
- Publication number
- JP2009267411A JP2009267411A JP2009106010A JP2009106010A JP2009267411A JP 2009267411 A JP2009267411 A JP 2009267411A JP 2009106010 A JP2009106010 A JP 2009106010A JP 2009106010 A JP2009106010 A JP 2009106010A JP 2009267411 A JP2009267411 A JP 2009267411A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- layers
- layer
- electrode
- resistive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5657—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using ferroelectric storage elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
- G11C11/225—Auxiliary circuits
- G11C11/2273—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5671—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge trapping in an insulator
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5678—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using amorphous/crystalline phase transition storage elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/50—Resistive cell structure aspects
- G11C2213/54—Structure including a tunneling barrier layer, the memory effect implying the modification of tunnel barrier conductivity
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/50—Resistive cell structure aspects
- G11C2213/56—Structure including two electrodes, a memory active layer and a so called passive or source or reservoir layer which is NOT an electrode, wherein the passive or source or reservoir layer is a source of ions which migrate afterwards in the memory active layer to be only trapped there, to form conductive filaments there or to react with the material of the memory active layer in redox way
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Semiconductor Memories (AREA)
Abstract
【解決手段】記憶装置100は制御器102と制御器102を介してアクセス可能な複数個の抵抗性基本メモリセル106とを含む。複数個の抵抗性基本メモリセル106の各抵抗性基本メモリセルは、複数個のデータ値を記憶するヒステリシス特性を有するように選択された複数個のメモリ層130,132、134、136を含み、第1外部電極122と第2外部電極124との間に挟まれる。第1外部電極122は第1スイッチ108に結合され、第2外部電極124は第2スイッチ110に結合される。
【選択図】図1
Description
Vc_A>Vc_B>Vc_C>Vc_D>Vc_E>Vc_F>Vc_G>Vc_H以下の順序で選択した電圧レベルの8つの印加電圧を印加することにより、8メモリ層を有するメモリセルにこの特定の状態を書込み可能である。
1.−Vapplied>Vc_A
2.Vc_B<Vapplied<Vc_A
3.Vc_C<―Vapplied<Vc_B
4.Vc_D<Vapplied<Vc_C
5.Vc_E<―Vapplied<Vc_D
6.Vc_F<Vapplied<Vc_E
7.Vc_G<―Vapplied<Vc_F
8.Vapplied>Vc_H
102 制御器
104 信号発生器
106 メモリセル
108 第1スイッチ
110 第2スイッチ
112 センス回路
122、124 外部電極
130、132、134、136 メモリ層
Claims (25)
- 記憶装置において、
制御器と、
該制御器を介してアクセス可能な複数個の抵抗性基本メモリセルであって、前記複数個の抵抗性基本メモリセルの各抵抗性基本メモリセルは、複数のデータ値を記憶するためヒステリシス特性を有するよう選択された複数個のメモリ層を含む、前記複数個の抵抗性基本メモリセルと、
を含む記憶装置。 - 請求項1記載の記憶装置において、前記複数個の抵抗性基本メモリセルの第1抵抗性基本メモリセルは、
第1ヒステリシス特性を有する第1メモリ層と、
第2ヒステリシス特性を有する第2メモリ層と、
を含む、記憶装置。 - 請求項1記載の記憶装置において、前記複数個のメモリ層と関係する複数個の電極層をさらに含み、前記複数個のメモリ層の各メモリ層は前記複数個の電極層の内の電極層により、隣接するメモリ層から分離されている、記憶装置。
- 請求項3記載の記憶装置において、前記複数個の電極層は対称電極層を含む、記憶装置。
- 請求項3記載の記憶装置において、前記複数個の電極層は非対称電極層を含む、記憶装置。
- 請求項1記載の記憶装置において、前記複数個の抵抗性基本メモリセルの選択された抵抗性基本メモリセルは、固有のトンネル抵抗値により表現される複数のデータ値を記憶する、記憶装置。
- 請求項6記載の記憶装置において、前記制御器は選択した抵抗性基本メモリセルに固有の書込み信号を印加して前記固有のトンネル抵抗値を変化させ、異なるデータ値を表現するようにされている、記憶装置。
- 請求項1記載の記憶装置において、前記複数個のメモリ層は非磁気メモリ層を含む、記憶装置。
- 請求項1記載の記憶装置において、前記複数個のメモリ層は自発分極特性を含むヒステリシス特性を有するよう選択された、記憶装置。
- メモリ装置において、
第1電極と、
第2電極と、
複数のデータ値を記憶する前記第1電極と第2電極との間の複数個のメモリ層であって、該複数個のメモリ層の各メモリ層は複数のデータ値のデータ値を記憶するためヒステリシス特性を有する、前記複数個のメモリ層と、
前記第1及び第2電極の少なくとも一方を介して前記複数個のメモリ層に結合された制御器であって、複数のデータ値を変更することなく前記複数のメモリ層から複数のデータ値を読取る前記制御器と、
を含む、メモリ装置。 - 請求項10記載のメモリ装置において、前記複数個のメモリ層は固有のデータ値を表現する電子電荷分布を誘起する独立した分極電場を担持するようにされた強誘電層を含む、メモリ装置。
- 請求項10記載のメモリ装置において、前記複数個のメモリ層は固有のデータ値を表現するよう独立して構成可能なヒステリシス特性を有する相変化媒体層を含む、メモリ装置。
- 請求項10記載のメモリ装置において、前記複数個のメモリ層は電気電荷を捕獲する電荷捕獲層を含み、該電荷捕獲層は固有のデータ値を表現する電子電荷分布を誘起するよう構成可能である、メモリ装置。
- 請求項10記載のメモリ装置において、前記複数のデータ値は前記複数個のメモリ層の固有のトンネル抵抗値により表現される、メモリ装置。
- 請求項10記載のメモリ装置において、前記複数のメモリ層に対応する複数の内部電極をさらに含み、前記複数のメモリ層の隣接するメモリ層は前記複数の内部電極の1つの内部電極により分離される、メモリ装置。
- 請求項15記載のメモリ装置において、前記複数の内部電極に対応する複数の絶縁層をさらに含み、前記複数の絶縁層の1つの絶縁層は前記隣接するメモリ層の1つのメモリ層から前記内部電極を分離する、メモリ装置。
- メモリ装置において、
複数個の抵抗性メモリセルであって、各抵抗性メモリセルは複数のデータ値を記憶する複数の積層メモリ層を含み、該複数の積層メモリ層の各メモリ層は固有のデータ値を表現するため構成可能な固有のヒステリシス特性を有する前記抵抗性メモリセルと、
前記複数個の抵抗性メモリセルへのアクセスを有する制御器であって、前記複数個の抵抗性メモリセルの内の1つの抵抗性メモリセルを選択するようにされ、該選択した抵抗性メモリセルの選択した1つのメモリ層からデータを読み書きする前記制御器と、
を含む、メモリ装置。 - 請求項17記載のメモリ装置において、前記制御器は、前記選択したメモリ層と関係する選択した電圧レベルの電圧を印加することにより、前記選択したメモリ層のヒステリシス特性を構成するようにされている、メモリ装置。
- 請求項17記載のメモリ装置において、前記複数の積層メモリ層に隣接するメモリ層を分離する複数個の内部電極をさらに含む、メモリ装置。
- 請求項17記載のメモリ装置において、前記複数個の内部電極は半導体材料から形成される、メモリ装置。
- 請求項20記載のメモリ装置において、前記複数個の内部電極の第1内部電極の第1ドーピング濃度は前記複数個の内部電極の第2内部電極の第2ドーピング濃度とは異なる、メモリ装置。
- 請求項20記載のメモリ装置において、前記複数個の内部電極の各々の内部電極は前記選択した抵抗性メモリセル内で固有のコンダクタンスを有する、メモリ装置。
- 請求項20記載のメモリ装置において、前記複数個の内部電極は導電性金属を含む、メモリ装置。
- 請求項20記載のメモリ装置において、複数個の絶縁層をさらに含み、該複数個の絶縁層の各絶縁層は前記複数個の内部電極の各内部電極と関係している、メモリ装置。
- 請求項24記載のメモリ装置において、前記複数個の絶縁層の絶縁層は異なる絶縁特性を有し、前記複数個の内部電極の内部電極は異なる電気特性を有する、メモリ装置。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/110,099 US8098520B2 (en) | 2008-04-25 | 2008-04-25 | Storage device including a memory cell having multiple memory layers |
US12/110,099 | 2008-04-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2009267411A true JP2009267411A (ja) | 2009-11-12 |
JP5429738B2 JP5429738B2 (ja) | 2014-02-26 |
Family
ID=41214868
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009106010A Active JP5429738B2 (ja) | 2008-04-25 | 2009-04-24 | 複数メモリ層を有するメモリセルを含む記憶装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8098520B2 (ja) |
JP (1) | JP5429738B2 (ja) |
SG (1) | SG156590A1 (ja) |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013236079A (ja) * | 2012-05-07 | 2013-11-21 | Feng-Chia Univ | 超薄型多層構造相変化メモリ素子 |
JP2014502050A (ja) * | 2010-12-02 | 2014-01-23 | マイクロン テクノロジー, インク. | 不揮発性メモリセルアレイ |
US8883604B2 (en) | 2010-10-21 | 2014-11-11 | Micron Technology, Inc. | Integrated circuitry comprising nonvolatile memory cells and methods of forming a nonvolatile memory cell |
US8976566B2 (en) | 2010-09-29 | 2015-03-10 | Micron Technology, Inc. | Electronic devices, memory devices and memory arrays |
US9036402B2 (en) | 2010-04-22 | 2015-05-19 | Micron Technology, Inc. | Arrays of vertically stacked tiers of non-volatile cross point memory cells |
US9093368B2 (en) | 2011-01-20 | 2015-07-28 | Micron Technology, Inc. | Nonvolatile memory cells and arrays of nonvolatile memory cells |
US9111788B2 (en) | 2008-06-18 | 2015-08-18 | Micron Technology, Inc. | Memory device constructions, memory cell forming methods, and semiconductor construction forming methods |
US9117998B2 (en) | 2010-11-01 | 2015-08-25 | Micron Technology, Inc. | Nonvolatile memory cells and methods of forming nonvolatile memory cells |
US9184385B2 (en) | 2011-04-15 | 2015-11-10 | Micron Technology, Inc. | Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells |
US9257136B1 (en) | 2015-05-05 | 2016-02-09 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9257648B2 (en) | 2011-02-24 | 2016-02-09 | Micron Technology, Inc. | Memory cells, methods of forming memory cells, and methods of programming memory cells |
US9343145B2 (en) | 2008-01-15 | 2016-05-17 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US9343665B2 (en) | 2008-07-02 | 2016-05-17 | Micron Technology, Inc. | Methods of forming a non-volatile resistive oxide memory cell and methods of forming a non-volatile resistive oxide memory array |
US9406878B2 (en) | 2010-11-01 | 2016-08-02 | Micron Technology, Inc. | Resistive memory cells with two discrete layers of programmable material, methods of programming memory cells, and methods of forming memory cells |
US9412421B2 (en) | 2010-06-07 | 2016-08-09 | Micron Technology, Inc. | Memory arrays |
US9502642B2 (en) | 2015-04-10 | 2016-11-22 | Micron Technology, Inc. | Magnetic tunnel junctions, methods used while forming magnetic tunnel junctions, and methods of forming magnetic tunnel junctions |
US9520553B2 (en) | 2015-04-15 | 2016-12-13 | Micron Technology, Inc. | Methods of forming a magnetic electrode of a magnetic tunnel junction and methods of forming a magnetic tunnel junction |
US9530959B2 (en) | 2015-04-15 | 2016-12-27 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9577186B2 (en) | 2008-05-02 | 2017-02-21 | Micron Technology, Inc. | Non-volatile resistive oxide memory cells and methods of forming non-volatile resistive oxide memory cells |
US9960346B2 (en) | 2015-05-07 | 2018-05-01 | Micron Technology, Inc. | Magnetic tunnel junctions |
US10062835B2 (en) | 2016-05-13 | 2018-08-28 | Micron Technology, Inc. | Magnetic tunnel junctions |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7936597B2 (en) * | 2008-03-25 | 2011-05-03 | Seagate Technology Llc | Multilevel magnetic storage device |
US8446761B2 (en) * | 2010-12-31 | 2013-05-21 | Grandis, Inc. | Method and system for providing multiple logic cells in a single stack |
FR2973553B1 (fr) * | 2011-03-31 | 2013-03-29 | Thales Sa | Procédé de mise en oeuvre d'une jonction tunnel ferroelectrique, dispositif comprenant une jonction tunnel ferroelectrique et utilisation d'un tel dispositif |
US8860117B2 (en) | 2011-04-28 | 2014-10-14 | Micron Technology, Inc. | Semiconductor apparatus with multiple tiers of memory cells with peripheral transistors, and methods |
US9236561B2 (en) | 2011-09-12 | 2016-01-12 | Samsung Electronics Co., Ltd. | Method and system for providing multiple self-aligned logic cells in a single stack |
US8964474B2 (en) | 2012-06-15 | 2015-02-24 | Micron Technology, Inc. | Architecture for 3-D NAND memory |
US8890267B2 (en) * | 2012-12-03 | 2014-11-18 | Samsung Electronics Co., Ltd. | Method and system for providing magnetic junctions having a graded magnetic free layer |
US8995166B2 (en) * | 2012-12-20 | 2015-03-31 | Intermolecular, Inc. | Multi-level memory array having resistive elements for multi-bit data storage |
US9705151B2 (en) * | 2014-03-28 | 2017-07-11 | Infineon Technologies Ag | Battery, a battery element and a method for forming a battery |
US9362300B2 (en) | 2014-10-08 | 2016-06-07 | Micron Technology, Inc. | Apparatuses and methods for forming multiple decks of memory cells |
WO2017023245A1 (en) * | 2015-07-31 | 2017-02-09 | Hewlett Packard Enterprise Development Lp | Data sensing in crosspoint memory structures |
US9679650B1 (en) | 2016-05-06 | 2017-06-13 | Micron Technology, Inc. | 3D NAND memory Z-decoder |
US10074430B2 (en) * | 2016-08-08 | 2018-09-11 | Micron Technology, Inc. | Multi-deck memory device with access line and data line segregation between decks and method of operation thereof |
KR20210001262A (ko) * | 2019-06-27 | 2021-01-06 | 에스케이하이닉스 주식회사 | 전자 장치 |
US11450381B2 (en) | 2019-08-21 | 2022-09-20 | Micron Technology, Inc. | Multi-deck memory device including buffer circuitry under array |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002537627A (ja) * | 1999-02-17 | 2002-11-05 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 情報を保存するマイクロ電子デバイスとその方法 |
JP2004311512A (ja) * | 2003-04-02 | 2004-11-04 | Mitsubishi Electric Corp | 多値情報記憶素子、その使用方法およびその製造方法 |
JP2007184591A (ja) * | 2006-01-02 | 2007-07-19 | Samsung Electronics Co Ltd | マルチビットセル及び直径が調節できるコンタクトを具備する相変化記憶素子、その製造方法及びそのプログラム方法 |
WO2009041041A1 (ja) * | 2007-09-28 | 2009-04-02 | Panasonic Corporation | 不揮発性記憶素子及び不揮発性半導体記憶装置、並びにそれらの読み出し方法及び書き込み方法 |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07122661A (ja) | 1993-10-27 | 1995-05-12 | Olympus Optical Co Ltd | 強誘電体メモリ装置 |
JPH08180673A (ja) | 1994-12-27 | 1996-07-12 | Nec Corp | 強誘電体メモリセル及びそのアクセス装置 |
JPH10312691A (ja) | 1997-05-12 | 1998-11-24 | Sony Corp | 強誘電体記憶装置 |
US6541375B1 (en) | 1998-06-30 | 2003-04-01 | Matsushita Electric Industrial Co., Ltd. | DC sputtering process for making smooth electrodes and thin film ferroelectric capacitors having improved memory retention |
DE19830569C1 (de) | 1998-07-08 | 1999-11-18 | Siemens Ag | FeRAM-Anordnung |
US6589367B2 (en) | 1999-06-14 | 2003-07-08 | Shin-Etsu Chemical Co., Ltd. | Anisotropic rare earth-based permanent magnet material |
JP2002269973A (ja) | 2000-12-28 | 2002-09-20 | Seiko Epson Corp | 強誘電体メモリ装置およびその駆動方法 |
US6744086B2 (en) | 2001-05-15 | 2004-06-01 | Nve Corporation | Current switched magnetoresistive memory cell |
KR100487417B1 (ko) | 2001-12-13 | 2005-05-03 | 주식회사 하이닉스반도체 | 불휘발성 강유전체 메모리 장치 및 그를 이용한멀티플-비트 데이타의 라이트 및 리드 방법 |
US6704218B2 (en) | 2002-04-02 | 2004-03-09 | Agilent Technologies, Inc. | FeRAM with a single access/multiple-comparison operation |
US6859382B2 (en) | 2002-08-02 | 2005-02-22 | Unity Semiconductor Corporation | Memory array of a non-volatile ram |
US6753561B1 (en) | 2002-08-02 | 2004-06-22 | Unity Semiconductor Corporation | Cross point memory array using multiple thin films |
US6920060B2 (en) | 2002-08-14 | 2005-07-19 | Intel Corporation | Memory device, circuits and methods for operating a memory device |
US6856534B2 (en) | 2002-09-30 | 2005-02-15 | Texas Instruments Incorporated | Ferroelectric memory with wide operating voltage and multi-bit storage per cell |
US7190611B2 (en) | 2003-01-07 | 2007-03-13 | Grandis, Inc. | Spin-transfer multilayer stack containing magnetic layers with resettable magnetization |
US7108797B2 (en) | 2003-06-10 | 2006-09-19 | International Business Machines Corporation | Method of fabricating a shiftable magnetic shift register |
US6834005B1 (en) | 2003-06-10 | 2004-12-21 | International Business Machines Corporation | Shiftable magnetic shift register and method of using the same |
US6898132B2 (en) | 2003-06-10 | 2005-05-24 | International Business Machines Corporation | System and method for writing to a magnetic shift register |
US6985385B2 (en) | 2003-08-26 | 2006-01-10 | Grandis, Inc. | Magnetic memory element utilizing spin transfer switching and storing multiple bits |
US6920062B2 (en) | 2003-10-14 | 2005-07-19 | International Business Machines Corporation | System and method for reading data stored on a magnetic shift register |
US20060171200A1 (en) * | 2004-02-06 | 2006-08-03 | Unity Semiconductor Corporation | Memory using mixed valence conductive oxides |
US7196924B2 (en) | 2004-04-06 | 2007-03-27 | Macronix International Co., Ltd. | Method of multi-level cell FeRAM |
KR100558012B1 (ko) * | 2004-07-16 | 2006-03-06 | 삼성전자주식회사 | 반도체 메모리 소자 |
EP1803128B1 (en) | 2004-10-12 | 2014-07-16 | NVE Corporation | Thermomagnetically assisted spin-momentum-transfer switching memory |
US7170775B2 (en) | 2005-01-06 | 2007-01-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | MRAM cell with reduced write current |
KR100657956B1 (ko) | 2005-04-06 | 2006-12-14 | 삼성전자주식회사 | 다치 저항체 메모리 소자와 그 제조 및 동작 방법 |
JP5253784B2 (ja) * | 2007-10-17 | 2013-07-31 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US7936597B2 (en) | 2008-03-25 | 2011-05-03 | Seagate Technology Llc | Multilevel magnetic storage device |
JP4724196B2 (ja) * | 2008-03-25 | 2011-07-13 | 株式会社東芝 | 磁気抵抗効果素子及び磁気ランダムアクセスメモリ |
US7804710B2 (en) * | 2008-03-31 | 2010-09-28 | International Business Machines Corporation | Multi-layer magnetic random access memory using spin-torque magnetic tunnel junctions and method for write state of the multi-layer magnetic random access memory |
-
2008
- 2008-04-25 US US12/110,099 patent/US8098520B2/en not_active Expired - Fee Related
-
2009
- 2009-04-17 SG SG200902591-7A patent/SG156590A1/en unknown
- 2009-04-24 JP JP2009106010A patent/JP5429738B2/ja active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002537627A (ja) * | 1999-02-17 | 2002-11-05 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 情報を保存するマイクロ電子デバイスとその方法 |
JP2004311512A (ja) * | 2003-04-02 | 2004-11-04 | Mitsubishi Electric Corp | 多値情報記憶素子、その使用方法およびその製造方法 |
JP2007184591A (ja) * | 2006-01-02 | 2007-07-19 | Samsung Electronics Co Ltd | マルチビットセル及び直径が調節できるコンタクトを具備する相変化記憶素子、その製造方法及びそのプログラム方法 |
WO2009041041A1 (ja) * | 2007-09-28 | 2009-04-02 | Panasonic Corporation | 不揮発性記憶素子及び不揮発性半導体記憶装置、並びにそれらの読み出し方法及び書き込み方法 |
Cited By (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9343145B2 (en) | 2008-01-15 | 2016-05-17 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US11393530B2 (en) | 2008-01-15 | 2022-07-19 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US10790020B2 (en) | 2008-01-15 | 2020-09-29 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US9805792B2 (en) | 2008-01-15 | 2017-10-31 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US9577186B2 (en) | 2008-05-02 | 2017-02-21 | Micron Technology, Inc. | Non-volatile resistive oxide memory cells and methods of forming non-volatile resistive oxide memory cells |
US9111788B2 (en) | 2008-06-18 | 2015-08-18 | Micron Technology, Inc. | Memory device constructions, memory cell forming methods, and semiconductor construction forming methods |
US9559301B2 (en) | 2008-06-18 | 2017-01-31 | Micron Technology, Inc. | Methods of forming memory device constructions, methods of forming memory cells, and methods of forming semiconductor constructions |
US9257430B2 (en) | 2008-06-18 | 2016-02-09 | Micron Technology, Inc. | Semiconductor construction forming methods |
US9666801B2 (en) | 2008-07-02 | 2017-05-30 | Micron Technology, Inc. | Methods of forming a non-volatile resistive oxide memory cell and methods of forming a non-volatile resistive oxide memory array |
US9343665B2 (en) | 2008-07-02 | 2016-05-17 | Micron Technology, Inc. | Methods of forming a non-volatile resistive oxide memory cell and methods of forming a non-volatile resistive oxide memory array |
US9036402B2 (en) | 2010-04-22 | 2015-05-19 | Micron Technology, Inc. | Arrays of vertically stacked tiers of non-volatile cross point memory cells |
US9887239B2 (en) | 2010-06-07 | 2018-02-06 | Micron Technology, Inc. | Memory arrays |
US9697873B2 (en) | 2010-06-07 | 2017-07-04 | Micron Technology, Inc. | Memory arrays |
US10241185B2 (en) | 2010-06-07 | 2019-03-26 | Micron Technology, Inc. | Memory arrays |
US9412421B2 (en) | 2010-06-07 | 2016-08-09 | Micron Technology, Inc. | Memory arrays |
US10656231B1 (en) | 2010-06-07 | 2020-05-19 | Micron Technology, Inc. | Memory Arrays |
US10613184B2 (en) | 2010-06-07 | 2020-04-07 | Micron Technology, Inc. | Memory arrays |
US9989616B2 (en) | 2010-06-07 | 2018-06-05 | Micron Technology, Inc. | Memory arrays |
US10859661B2 (en) | 2010-06-07 | 2020-12-08 | Micron Technology, Inc. | Memory arrays |
US10746835B1 (en) | 2010-06-07 | 2020-08-18 | Micron Technology, Inc. | Memory arrays |
US8976566B2 (en) | 2010-09-29 | 2015-03-10 | Micron Technology, Inc. | Electronic devices, memory devices and memory arrays |
US8883604B2 (en) | 2010-10-21 | 2014-11-11 | Micron Technology, Inc. | Integrated circuitry comprising nonvolatile memory cells and methods of forming a nonvolatile memory cell |
US9406878B2 (en) | 2010-11-01 | 2016-08-02 | Micron Technology, Inc. | Resistive memory cells with two discrete layers of programmable material, methods of programming memory cells, and methods of forming memory cells |
US9117998B2 (en) | 2010-11-01 | 2015-08-25 | Micron Technology, Inc. | Nonvolatile memory cells and methods of forming nonvolatile memory cells |
US9454997B2 (en) | 2010-12-02 | 2016-09-27 | Micron Technology, Inc. | Array of nonvolatile memory cells having at least five memory cells per unit cell, having a plurality of the unit cells which individually comprise three elevational regions of programmable material, and/or having a continuous volume having a combination of a plurality of vertically oriented memory cells and a plurality of horizontally oriented memory cells; array of vertically stacked tiers of nonvolatile memory cells |
US9620174B2 (en) | 2010-12-02 | 2017-04-11 | Micron Technology, Inc. | Arrays of nonvolatile memory cells comprising a repetition of a unit cell, arrays of nonvolatile memory cells comprising a combination of vertically oriented and horizontally oriented memory cells, and arrays of vertically stacked tiers of nonvolatile memory cells |
JP2014502050A (ja) * | 2010-12-02 | 2014-01-23 | マイクロン テクノロジー, インク. | 不揮発性メモリセルアレイ |
US9093368B2 (en) | 2011-01-20 | 2015-07-28 | Micron Technology, Inc. | Nonvolatile memory cells and arrays of nonvolatile memory cells |
US9257648B2 (en) | 2011-02-24 | 2016-02-09 | Micron Technology, Inc. | Memory cells, methods of forming memory cells, and methods of programming memory cells |
US9424920B2 (en) | 2011-02-24 | 2016-08-23 | Micron Technology, Inc. | Memory cells, methods of forming memory cells, and methods of programming memory cells |
US9184385B2 (en) | 2011-04-15 | 2015-11-10 | Micron Technology, Inc. | Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells |
JP2013236079A (ja) * | 2012-05-07 | 2013-11-21 | Feng-Chia Univ | 超薄型多層構造相変化メモリ素子 |
US9502642B2 (en) | 2015-04-10 | 2016-11-22 | Micron Technology, Inc. | Magnetic tunnel junctions, methods used while forming magnetic tunnel junctions, and methods of forming magnetic tunnel junctions |
US9530959B2 (en) | 2015-04-15 | 2016-12-27 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9520553B2 (en) | 2015-04-15 | 2016-12-13 | Micron Technology, Inc. | Methods of forming a magnetic electrode of a magnetic tunnel junction and methods of forming a magnetic tunnel junction |
US9257136B1 (en) | 2015-05-05 | 2016-02-09 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9960346B2 (en) | 2015-05-07 | 2018-05-01 | Micron Technology, Inc. | Magnetic tunnel junctions |
US10062835B2 (en) | 2016-05-13 | 2018-08-28 | Micron Technology, Inc. | Magnetic tunnel junctions |
Also Published As
Publication number | Publication date |
---|---|
JP5429738B2 (ja) | 2014-02-26 |
US8098520B2 (en) | 2012-01-17 |
US20090268506A1 (en) | 2009-10-29 |
SG156590A1 (en) | 2009-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5429738B2 (ja) | 複数メモリ層を有するメモリセルを含む記憶装置 | |
KR102407740B1 (ko) | 저항성 메모리 아키텍처 및 디바이스들 | |
Chung et al. | Nanoscale memory devices | |
JP5572165B2 (ja) | グラフェンメモリセルおよびその製造方法 | |
JP5722874B2 (ja) | 垂直ビット線および片側ワード線アーキテクチャを有する再プログラミング可能な不揮発性メモリ素子の3次元アレイ | |
KR100682925B1 (ko) | 멀티비트 비휘발성 메모리 소자 및 그 동작 방법 | |
KR101726460B1 (ko) | 수직의 비트 라인들을 가지는 재프로그래밍 가능한 비휘발성 메모리 요소의 3차원 어레이 | |
JP4981302B2 (ja) | 不揮発性メモリ素子、不揮発性メモリ素子アレイ、及び不揮発性メモリ素子アレイの動作方法 | |
US20170148987A1 (en) | Memory cell structures | |
WO2006009090A1 (ja) | 記憶素子 | |
KR101188263B1 (ko) | 반도체 메모리 장치 | |
US8203875B2 (en) | Anti-parallel diode structure and method of fabrication | |
JP2005167064A (ja) | 不揮発性半導体記憶装置 | |
JP2013535101A (ja) | 垂直ビット線および横方向に整列したアクティブな素子を有する読み出し/書き込み素子の3次元アレイを有する不揮発性メモリおよびその方法 | |
JP2006191033A (ja) | ハイブリッドマルチビット不揮発性メモリ素子及びその動作方法 | |
CN102263122B (zh) | 非易失性存储装置 | |
KR20080031539A (ko) | 비휘발성 메모리 소자 및 그 제조방법 | |
KR102629844B1 (ko) | 저항성 크로스-포인트 스토리지 어레이 | |
JP2005150739A (ja) | 薄膜デバイスおよび該薄膜デバイスにおいて熱による補助を実施する方法 | |
KR20200021254A (ko) | 칼코게나이드 재료 및 이를 포함하는 전자 장치 | |
JP2006253679A (ja) | Nor構造のハイブリッドマルチビットの不揮発性メモリ素子及びその動作方法 | |
WO2005106955A1 (ja) | 記憶素子 | |
US7397077B2 (en) | Magnetic memory devices having patterned heater layers therein that utilize thermally conductive sidewall materials to increase heat transfer when writing memory data | |
Wang et al. | Memory Technology: Development, Fundamentals, and Future Trends | |
JP2010182787A (ja) | 不揮発性半導体メモリ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20100526 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100928 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20121109 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121113 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130212 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130215 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130221 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130514 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130813 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130816 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130913 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130919 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131009 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131105 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131126 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 5429738 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |