JP2009094195A5 - - Google Patents

Download PDF

Info

Publication number
JP2009094195A5
JP2009094195A5 JP2007261850A JP2007261850A JP2009094195A5 JP 2009094195 A5 JP2009094195 A5 JP 2009094195A5 JP 2007261850 A JP2007261850 A JP 2007261850A JP 2007261850 A JP2007261850 A JP 2007261850A JP 2009094195 A5 JP2009094195 A5 JP 2009094195A5
Authority
JP
Japan
Prior art keywords
wiring
reinforcing member
wiring board
connection electrode
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007261850A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009094195A (ja
JP5394625B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2007261850A priority Critical patent/JP5394625B2/ja
Priority claimed from JP2007261850A external-priority patent/JP5394625B2/ja
Priority to KR1020080097286A priority patent/KR20090035452A/ko
Priority to US12/245,025 priority patent/US8410375B2/en
Priority to TW97138058A priority patent/TWI469287B/zh
Publication of JP2009094195A publication Critical patent/JP2009094195A/ja
Publication of JP2009094195A5 publication Critical patent/JP2009094195A5/ja
Application granted granted Critical
Publication of JP5394625B2 publication Critical patent/JP5394625B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2007261850A 2007-10-05 2007-10-05 配線基板及びその製造方法 Active JP5394625B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2007261850A JP5394625B2 (ja) 2007-10-05 2007-10-05 配線基板及びその製造方法
KR1020080097286A KR20090035452A (ko) 2007-10-05 2008-10-02 배선 기판 및 그 제조 방법
US12/245,025 US8410375B2 (en) 2007-10-05 2008-10-03 Wiring board and method of manufacturing the same
TW97138058A TWI469287B (zh) 2007-10-05 2008-10-03 佈線板及其製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007261850A JP5394625B2 (ja) 2007-10-05 2007-10-05 配線基板及びその製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2013187394A Division JP5712260B2 (ja) 2013-09-10 2013-09-10 配線基板及びその製造方法

Publications (3)

Publication Number Publication Date
JP2009094195A JP2009094195A (ja) 2009-04-30
JP2009094195A5 true JP2009094195A5 (enExample) 2010-09-09
JP5394625B2 JP5394625B2 (ja) 2014-01-22

Family

ID=40533077

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007261850A Active JP5394625B2 (ja) 2007-10-05 2007-10-05 配線基板及びその製造方法

Country Status (4)

Country Link
US (1) US8410375B2 (enExample)
JP (1) JP5394625B2 (enExample)
KR (1) KR20090035452A (enExample)
TW (1) TWI469287B (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4841609B2 (ja) * 2008-12-01 2011-12-21 第一精工株式会社 配線基板製造用金型およびこれを用いた配線基板の製造方法
JP5313047B2 (ja) * 2009-05-28 2013-10-09 Ｔｏｗａ株式会社 電子部品の樹脂封止用の成形型及び樹脂封止方法
US8742603B2 (en) * 2010-05-20 2014-06-03 Qualcomm Incorporated Process for improving package warpage and connection reliability through use of a backside mold configuration (BSMC)
US8964403B2 (en) * 2010-11-17 2015-02-24 Ngk Spark Plug Co., Ltd. Wiring board having a reinforcing member with capacitors incorporated therein
US8461676B2 (en) 2011-09-09 2013-06-11 Qualcomm Incorporated Soldering relief method and semiconductor device employing same
WO2013065287A1 (ja) * 2011-11-01 2013-05-10 住友ベークライト株式会社 半導体パッケージの製造方法
KR20130097481A (ko) * 2012-02-24 2013-09-03 삼성전자주식회사 인쇄회로기판(ｐｃｂ) 및 그 ｐｃｂ를 포함한 메모리 모듈
US8890284B2 (en) * 2013-02-22 2014-11-18 Infineon Technologies Ag Semiconductor device
US9263329B2 (en) * 2014-03-19 2016-02-16 Intel Corporation Methods of connecting a first electronic package to a second electronic package
US9899238B2 (en) 2014-12-18 2018-02-20 Intel Corporation Low cost package warpage solution
KR102419893B1 (ko) 2018-01-15 2022-07-12 삼성전자주식회사 보호 부재를 가지는 인쇄 회로 기판 및 이를 포함하는 반도체 패키지 제조 방법
JP7202785B2 (ja) * 2018-04-27 2023-01-12 新光電気工業株式会社 配線基板及び配線基板の製造方法
KR102534733B1 (ko) * 2018-07-31 2023-05-19 삼성전자 주식회사 재배선 구조물을 가지는 팬 아웃 반도체 패키지
JP2020031089A (ja) * 2018-08-21 2020-02-27 イビデン株式会社 プリント配線板
JP7362280B2 (ja) * 2019-03-22 2023-10-17 キヤノン株式会社 パッケージユニットの製造方法、パッケージユニット、電子モジュール、および機器
CN111599700B (zh) * 2019-06-20 2022-08-26 矽磐微电子(重庆)有限公司 半导体封装方法及半导体封装结构
TWI690040B (zh) * 2019-07-11 2020-04-01 晶化科技股份有限公司 保護膜片
KR102798695B1 (ko) 2019-08-13 2025-04-24 삼성전자주식회사 반도체 패키지 및 그의 제조 방법
US11224132B2 (en) * 2019-09-06 2022-01-11 Advanced Semiconductor Engineering, Inc. Semiconductor device package and method of manufacturing the same
TWI738069B (zh) * 2019-09-27 2021-09-01 恆勁科技股份有限公司 覆晶封裝基板及其製法
KR20220165454A (ko) 2021-06-08 2022-12-15 삼성전자주식회사 Pcb 기판을 포함하는 반도체 패키지 제조 방법

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11261228A (ja) 1998-03-13 1999-09-24 Ibiden Co Ltd 多層プリント配線板
JP2000058736A (ja) * 1998-08-07 2000-02-25 Sumitomo Kinzoku Electro Device:Kk 樹脂基板へのピン接続方法
JP2000208903A (ja) 1999-01-19 2000-07-28 Ibiden Co Ltd プリント配線板およびその製造方法
JP2000243867A (ja) 1999-02-24 2000-09-08 Hitachi Ltd 半導体装置及びその製造方法並びに半導体装置の積層構造並びに半導体装置の実装構造
JP3635219B2 (ja) * 1999-03-11 2005-04-06 新光電気工業株式会社 半導体装置用多層基板及びその製造方法
US6828510B1 (en) * 1999-06-02 2004-12-07 Ibiden Co., Ltd. Multilayer printed wiring board and method of manufacturing multilayer printed wiring board
JP2001223295A (ja) 2000-02-08 2001-08-17 Hitachi Chem Co Ltd 半導体素子支持基板及びその製造方法並びにそれを用いた半導体装置
JP4427874B2 (ja) 2000-07-06 2010-03-10 住友ベークライト株式会社 多層配線板の製造方法および多層配線板
JP2002151853A (ja) 2000-11-08 2002-05-24 Matsushita Electric Ind Co Ltd 多層配線基板とその製造方法
TW200806144A (en) * 2004-02-04 2008-01-16 Ibiden Co Ltd Multilayer printed wiring board
JP2006332321A (ja) 2005-05-26 2006-12-07 Fujitsu Ltd 半導体装置及びその製造方法
JP4509972B2 (ja) * 2005-09-01 2010-07-21 日本特殊陶業株式会社 配線基板、埋め込み用セラミックチップ
JP4802666B2 (ja) 2005-11-08 2011-10-26 住友金属鉱山株式会社 エポキシ樹脂接着組成物及びそれを用いた光半導体用接着剤
JP2007081437A (ja) 2006-12-21 2007-03-29 Nec Toppan Circuit Solutions Inc 印刷配線板の製造方法

Similar Documents

Publication Publication Date Title
JP2009094195A5 (enExample)
JP2010153505A5 (enExample)
WO2010039453A3 (en) Inertial sensor with dual cavity package and method of fabrication
JP2014239186A5 (enExample)
WO2008089415A3 (en) A small form factor molded memory card and method thereof
JP2009081356A5 (enExample)
JP2013247353A5 (enExample)
JP2008160160A5 (enExample)
JP2014003087A5 (enExample)
JP2009170849A5 (enExample)
JP2012109350A5 (enExample)
JP2009200435A5 (enExample)
JP2011054956A5 (ja) 端子構造、電子装置、端子構造の作製方法、及び電子装置の作製方法
RU2009138474A (ru) Сенсорная панель и способ ее производства
JP2009283739A5 (enExample)
JP2008277742A5 (enExample)
JP2014239187A5 (enExample)
JP2010062430A5 (enExample)
JP2015041630A5 (enExample)
JP2009004584A5 (enExample)
JP2010087221A5 (enExample)
JP2015050450A (ja) 端子製造方法、並びに端子及び電子部品コアの製造方法
JP2010147955A5 (enExample)
JP2012084724A5 (enExample)
JP2007150180A5 (enExample)