JP2010062430A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010062430A5 JP2010062430A5 JP2008228204A JP2008228204A JP2010062430A5 JP 2010062430 A5 JP2010062430 A5 JP 2010062430A5 JP 2008228204 A JP2008228204 A JP 2008228204A JP 2008228204 A JP2008228204 A JP 2008228204A JP 2010062430 A5 JP2010062430 A5 JP 2010062430A5
- Authority
- JP
- Japan
- Prior art keywords
- electronic component
- component package
- support plate
- post
- insulating layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 claims 8
- 239000004020 conductor Substances 0.000 claims 5
- 239000011347 resin Substances 0.000 claims 3
- 229920005989 resin Polymers 0.000 claims 3
- 229910052710 silicon Inorganic materials 0.000 claims 3
- 239000010703 silicon Substances 0.000 claims 3
- 239000011521 glass Substances 0.000 claims 2
- 239000002184 metal Substances 0.000 claims 2
- 238000001312 dry etching Methods 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
- 238000005488 sandblasting Methods 0.000 claims 1
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008228204A JP5107187B2 (ja) | 2008-09-05 | 2008-09-05 | 電子部品パッケージの製造方法 |
| US12/554,091 US7897432B2 (en) | 2008-09-05 | 2009-09-04 | Method for producing electronic part package |
| US12/979,534 US8008120B2 (en) | 2008-09-05 | 2010-12-28 | Method for producing electronic part package |
| US13/182,923 US8183679B2 (en) | 2008-09-05 | 2011-07-14 | Electronic part package |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008228204A JP5107187B2 (ja) | 2008-09-05 | 2008-09-05 | 電子部品パッケージの製造方法 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012153595A Division JP5458398B2 (ja) | 2012-07-09 | 2012-07-09 | 電子部品パッケージの製造方法および電子部品パッケージ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010062430A JP2010062430A (ja) | 2010-03-18 |
| JP2010062430A5 true JP2010062430A5 (enExample) | 2011-08-25 |
| JP5107187B2 JP5107187B2 (ja) | 2012-12-26 |
Family
ID=41799641
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008228204A Active JP5107187B2 (ja) | 2008-09-05 | 2008-09-05 | 電子部品パッケージの製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (3) | US7897432B2 (enExample) |
| JP (1) | JP5107187B2 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101585216B1 (ko) * | 2009-10-28 | 2016-01-13 | 삼성전자주식회사 | 반도체 패키지, 이를 이용한 웨이퍼 스택 패키지 및 그 제조방법 |
| KR101119306B1 (ko) * | 2010-11-04 | 2012-03-16 | 삼성전기주식회사 | 회로기판의 제조방법 |
| TWI446501B (zh) * | 2012-01-20 | 2014-07-21 | 矽品精密工業股份有限公司 | 承載板、半導體封裝件及其製法 |
| JP5458398B2 (ja) * | 2012-07-09 | 2014-04-02 | 新光電気工業株式会社 | 電子部品パッケージの製造方法および電子部品パッケージ |
| US9412728B2 (en) | 2012-08-03 | 2016-08-09 | Ecole Polytechnique Federale De Lausanne (Epfl) | Post-CMOS processing and 3D integration based on dry-film lithography |
| US8901435B2 (en) * | 2012-08-14 | 2014-12-02 | Bridge Semiconductor Corporation | Hybrid wiring board with built-in stopper, interposer and build-up circuitry |
| CN103594379B (zh) * | 2012-08-14 | 2016-08-10 | 钰桥半导体股份有限公司 | 具有内嵌半导体以及内建定位件的连线基板及其制造方法 |
| US9064878B2 (en) * | 2012-08-14 | 2015-06-23 | Bridge Semiconductor Corporation | Wiring board with shielding lid and shielding slots as electromagnetic shields for embedded device |
| US9087847B2 (en) * | 2012-08-14 | 2015-07-21 | Bridge Semiconductor Corporation | Thermally enhanced interconnect substrate with embedded semiconductor device and built-in stopper and method of making the same |
| US9351409B2 (en) * | 2013-08-06 | 2016-05-24 | Kinsus Interconnect Technology Corp. | Method of manufacturing a thin support package structure |
| CN105161436B (zh) * | 2015-09-11 | 2018-05-22 | 柯全 | 倒装芯片的封装方法 |
| WO2020180515A1 (en) * | 2019-03-07 | 2020-09-10 | Corning Incorporated | Glass carrier for die-up fan-out packaging and methods for making the same |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3980807B2 (ja) * | 2000-03-27 | 2007-09-26 | 株式会社東芝 | 半導体装置及び半導体モジュール |
| US6586822B1 (en) * | 2000-09-08 | 2003-07-01 | Intel Corporation | Integrated core microelectronic package |
| JP2002313996A (ja) * | 2001-04-18 | 2002-10-25 | Toshiba Chem Corp | 半導体パッケージ用基板およびその製造方法 |
| US6701614B2 (en) * | 2002-02-15 | 2004-03-09 | Advanced Semiconductor Engineering Inc. | Method for making a build-up package of a semiconductor |
| JP4052955B2 (ja) * | 2003-02-06 | 2008-02-27 | Necエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP4641820B2 (ja) * | 2005-02-17 | 2011-03-02 | 三洋電機株式会社 | 半導体装置の製造方法 |
| JP4819471B2 (ja) * | 2005-10-12 | 2011-11-24 | 日本電気株式会社 | 配線基板及び配線基板を用いた半導体装置並びにその製造方法 |
| KR100923501B1 (ko) * | 2007-11-13 | 2009-10-27 | 삼성전기주식회사 | 패키지 기판 제조방법 |
-
2008
- 2008-09-05 JP JP2008228204A patent/JP5107187B2/ja active Active
-
2009
- 2009-09-04 US US12/554,091 patent/US7897432B2/en active Active
-
2010
- 2010-12-28 US US12/979,534 patent/US8008120B2/en active Active
-
2011
- 2011-07-14 US US13/182,923 patent/US8183679B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010062430A5 (enExample) | ||
| CN103109367B (zh) | 可堆叠的模塑微电子封装 | |
| JP2010251552A5 (enExample) | ||
| JP2011258772A5 (enExample) | ||
| TW201044548A (en) | Package on package to prevent circuit pattern lift defect and method of fabricating the same | |
| JP2013531397A5 (enExample) | ||
| WO2007025127A3 (en) | Microelectronic device packages, stacked microlecetronic device packages, and methods for manufacturing microelectronic devices | |
| CN105489565B (zh) | 嵌埋元件的封装结构及其制法 | |
| JP2010267805A5 (enExample) | ||
| TW201214625A (en) | Integrated circuit packaging system with stacked lead and method of manufacture thereof | |
| TW201308538A (zh) | 堆疊晶圓級封裝與相關製造方法 | |
| CN101409241A (zh) | 半导体芯片封装、半导体芯片组件和制造器件的方法 | |
| JP2013526066A5 (enExample) | ||
| JP2008041930A5 (enExample) | ||
| JP2008042118A5 (enExample) | ||
| JP2010062430A (ja) | 電子部品パッケージの製造方法 | |
| CN106257966A (zh) | 电路板及其制造方法 | |
| CN105097759A (zh) | 封装堆栈结构及其制法暨无核心层式封装基板及其制法 | |
| JP2017195261A (ja) | インターポーザ及びインターポーザの製造方法 | |
| CN107210554A (zh) | 用于制造电互连结构的方法 | |
| CN108022846A (zh) | 封装基板及其制作方法 | |
| CN206558490U (zh) | 覆盖金属层填充孔或槽的封装结构 | |
| CN107958844A (zh) | 封装结构及其制作方法 | |
| CN202394881U (zh) | 堆叠用半导体封装结构 | |
| CN105722299B (zh) | 中介基板及其制法 |