JP2009004736A5 - - Google Patents

Download PDF

Info

Publication number
JP2009004736A5
JP2009004736A5 JP2008064627A JP2008064627A JP2009004736A5 JP 2009004736 A5 JP2009004736 A5 JP 2009004736A5 JP 2008064627 A JP2008064627 A JP 2008064627A JP 2008064627 A JP2008064627 A JP 2008064627A JP 2009004736 A5 JP2009004736 A5 JP 2009004736A5
Authority
JP
Japan
Prior art keywords
single crystal
crystal semiconductor
semiconductor layer
layer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008064627A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009004736A (ja
JP5364281B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2008064627A priority Critical patent/JP5364281B2/ja
Priority claimed from JP2008064627A external-priority patent/JP5364281B2/ja
Publication of JP2009004736A publication Critical patent/JP2009004736A/ja
Publication of JP2009004736A5 publication Critical patent/JP2009004736A5/ja
Application granted granted Critical
Publication of JP5364281B2 publication Critical patent/JP5364281B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2008064627A 2007-03-16 2008-03-13 半導体装置の作製方法 Expired - Fee Related JP5364281B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008064627A JP5364281B2 (ja) 2007-03-16 2008-03-13 半導体装置の作製方法

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2007068086 2007-03-16
JP2007068086 2007-03-16
JP2007133138 2007-05-18
JP2007133138 2007-05-18
JP2008064627A JP5364281B2 (ja) 2007-03-16 2008-03-13 半導体装置の作製方法

Publications (3)

Publication Number Publication Date
JP2009004736A JP2009004736A (ja) 2009-01-08
JP2009004736A5 true JP2009004736A5 (enExample) 2011-04-21
JP5364281B2 JP5364281B2 (ja) 2013-12-11

Family

ID=39761809

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008064627A Expired - Fee Related JP5364281B2 (ja) 2007-03-16 2008-03-13 半導体装置の作製方法

Country Status (4)

Country Link
US (1) US7755113B2 (enExample)
JP (1) JP5364281B2 (enExample)
KR (1) KR101441941B1 (enExample)
CN (1) CN101266982B (enExample)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1993126B1 (en) * 2007-05-18 2011-09-21 Semiconductor Energy Laboratory Co., Ltd. Manufacturing methods of semiconductor substrate
US8067793B2 (en) 2007-09-27 2011-11-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including storage capacitor with yttrium oxide capacitor dielectric
JP5490393B2 (ja) * 2007-10-10 2014-05-14 株式会社半導体エネルギー研究所 半導体基板の製造方法
US7816232B2 (en) * 2007-11-27 2010-10-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and semiconductor substrate manufacturing apparatus
US8093136B2 (en) * 2007-12-28 2012-01-10 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
JP2009231376A (ja) * 2008-03-19 2009-10-08 Shin Etsu Handotai Co Ltd Ｓｏｉウェーハ及び半導体デバイスならびにｓｏｉウェーハの製造方法
EP2105957A3 (en) * 2008-03-26 2011-01-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate and method for manufacturing semiconductor device
JP5654206B2 (ja) * 2008-03-26 2015-01-14 株式会社半導体エネルギー研究所 Ｓｏｉ基板の作製方法及び該ｓｏｉ基板を用いた半導体装置
JP5478166B2 (ja) * 2008-09-11 2014-04-23 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5478199B2 (ja) * 2008-11-13 2014-04-23 株式会社半導体エネルギー研究所 半導体装置の作製方法
SG178179A1 (en) * 2009-10-09 2012-03-29 Semiconductor Energy Lab Reprocessing method of semiconductor substrate, manufacturing method of reprocessed semiconductor substrate, and manufacturing method of soi substrate
US8630326B2 (en) 2009-10-13 2014-01-14 Skorpios Technologies, Inc. Method and system of heterogeneous substrate bonding for photonic integration
US9922967B2 (en) 2010-12-08 2018-03-20 Skorpios Technologies, Inc. Multilevel template assisted wafer bonding
US8735191B2 (en) 2012-01-04 2014-05-27 Skorpios Technologies, Inc. Method and system for template assisted wafer bonding using pedestals
JP2012156495A (ja) 2011-01-07 2012-08-16 Semiconductor Energy Lab Co Ltd Ｓｏｉ基板の作製方法
US9123529B2 (en) 2011-06-21 2015-09-01 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing SOI substrate
CN102270576A (zh) * 2011-09-01 2011-12-07 上海宏力半导体制造有限公司 Mos晶体管制造方法
CN102437051A (zh) * 2011-11-24 2012-05-02 上海华力微电子有限公司 硅化物阻止层刻蚀方法、通孔刻蚀停止层形成方法
US8685840B2 (en) * 2011-12-07 2014-04-01 Institute Of Nuclear Energy Research, Atomic Energy Council In-situ gettering method for removing metal impurities from the surface and interior of a upgraded metallurgical grade silicon wafer
US9324449B2 (en) 2012-03-28 2016-04-26 Semiconductor Energy Laboratory Co., Ltd. Driver circuit, signal processing unit having the driver circuit, method for manufacturing the signal processing unit, and display device
JP6178118B2 (ja) * 2013-05-31 2017-08-09 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US9196728B2 (en) * 2013-12-31 2015-11-24 Texas Instruments Incorporated LDMOS CHC reliability
US9209142B1 (en) 2014-09-05 2015-12-08 Skorpios Technologies, Inc. Semiconductor bonding with compliant resin and utilizing hydrogen implantation for transfer-wafer removal
JP6449798B2 (ja) * 2016-01-26 2019-01-09 太陽誘電株式会社 積層セラミック電子部品及びその製造方法、並びにセラミック素体
US9716088B1 (en) 2016-06-30 2017-07-25 International Business Machines Corporation 3D bonded semiconductor structure with an embedded capacitor
US9941241B2 (en) 2016-06-30 2018-04-10 International Business Machines Corporation Method for wafer-wafer bonding
US9620479B1 (en) * 2016-06-30 2017-04-11 International Business Machines Corporation 3D bonded semiconductor structure with an embedded resistor
US10950703B2 (en) 2017-11-07 2021-03-16 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure for memory device and method for forming the same
CN109637923B (zh) * 2018-11-14 2021-06-11 惠科股份有限公司 一种显示基板及其制作方法和显示装置
CN109659235B (zh) * 2018-12-14 2021-12-03 武汉华星光电半导体显示技术有限公司 Tft的制备方法、tft、阵列基板及显示装置
JP6953480B2 (ja) * 2019-07-31 2021-10-27 株式会社Ｋｏｋｕｓａｉ Ｅｌｅｃｔｒｉｃ 半導体装置の製造方法、基板処理装置、およびプログラム

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2681472B1 (fr) 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
JPH0590117A (ja) * 1991-09-27 1993-04-09 Toshiba Corp 単結晶薄膜半導体装置
JP4103968B2 (ja) 1996-09-18 2008-06-18 株式会社半導体エネルギー研究所 絶縁ゲイト型半導体装置
US6388652B1 (en) 1997-08-20 2002-05-14 Semiconductor Energy Laboratory Co., Ltd. Electrooptical device
US6686623B2 (en) 1997-11-18 2004-02-03 Semiconductor Energy Laboratory Co., Ltd. Nonvolatile memory and electronic apparatus
JPH11163363A (ja) 1997-11-22 1999-06-18 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
JP2000012864A (ja) 1998-06-22 2000-01-14 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
US6271101B1 (en) 1998-07-29 2001-08-07 Semiconductor Energy Laboratory Co., Ltd. Process for production of SOI substrate and process for production of semiconductor device
JP4476390B2 (ja) 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP4507395B2 (ja) * 2000-11-30 2010-07-21 セイコーエプソン株式会社 電気光学装置用素子基板の製造方法
US7119365B2 (en) * 2002-03-26 2006-10-10 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
JP2003282885A (ja) * 2002-03-26 2003-10-03 Sharp Corp 半導体装置およびその製造方法
US6908797B2 (en) 2002-07-09 2005-06-21 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US6818529B2 (en) * 2002-09-12 2004-11-16 Applied Materials, Inc. Apparatus and method for forming a silicon film across the surface of a glass substrate
JP2004134675A (ja) 2002-10-11 2004-04-30 Sharp Corp Ｓｏｉ基板、表示装置およびｓｏｉ基板の製造方法
US7508034B2 (en) 2002-09-25 2009-03-24 Sharp Kabushiki Kaisha Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device
JP2004119943A (ja) 2002-09-30 2004-04-15 Renesas Technology Corp 半導体ウェハおよびその製造方法
JP2006012995A (ja) * 2004-06-23 2006-01-12 Toshiba Corp 半導体装置及びその製造方法
JP2006229047A (ja) 2005-02-18 2006-08-31 Renesas Technology Corp 半導体装置及び半導体装置の製造方法
WO2007046290A1 (en) 2005-10-18 2007-04-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US7435639B2 (en) * 2006-05-31 2008-10-14 Freescale Semiconductor, Inc. Dual surface SOI by lateral epitaxial overgrowth
FR2915318B1 (fr) * 2007-04-20 2009-07-17 St Microelectronics Crolles 2 Procede de realisation d'un circuit electronique integre a deux portions de couches actives ayant des orientations cristallines differentes

Similar Documents

Publication Publication Date Title
JP2009004736A5 (enExample)
US9123771B2 (en) Shallow trench isolation integration methods and devices formed thereby
JP2009111375A5 (enExample)
US20160365245A1 (en) Method for filling gaps of semiconductor device and semiconductor device formed by the same
JP2009111371A5 (enExample)
JP2009027150A5 (enExample)
JP2009135472A5 (enExample)
JP2008311627A5 (enExample)
JP2008311621A5 (enExample)
JP6511516B2 (ja) ゲルマニウム・オン・インシュレータ基板の製造方法
JP6352073B2 (ja) ＧａＮ膜中におけるドーパント種の電気的活性化方法
US10707114B2 (en) Method of forming isolation layer
JP2009135469A5 (enExample)
JP2009158942A5 (enExample)
JP2009004741A5 (enExample)
CN107980172A (zh) Vnand拉伸厚teos氧化物
JP2013138187A5 (enExample)
WO2009004889A1 (ja) 薄膜シリコンウェーハ及びその作製法
JP2011238900A5 (enExample)
JP2023513262A (ja) スパッタリングされたマグネシウム源を使用して窒化ガリウム材料中のマグネシウムを拡散させるための方法およびシステム
JP2009044142A5 (enExample)
JP2009111372A5 (enExample)
US8754532B2 (en) Semiconductor device and manufacturing method thereof
JP2012049466A5 (enExample)
JP5891597B2 (ja) 半導体基板または半導体装置の製造方法