JP2008295035A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008295035A5 JP2008295035A5 JP2008111133A JP2008111133A JP2008295035A5 JP 2008295035 A5 JP2008295035 A5 JP 2008295035A5 JP 2008111133 A JP2008111133 A JP 2008111133A JP 2008111133 A JP2008111133 A JP 2008111133A JP 2008295035 A5 JP2008295035 A5 JP 2008295035A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- duty ratio
- clock signal
- reference clock
- function
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims 9
- 238000003708 edge detection Methods 0.000 claims 6
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008111133A JP5486778B2 (ja) | 2007-04-27 | 2008-04-22 | 半導体装置 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007117849 | 2007-04-27 | ||
| JP2007117849 | 2007-04-27 | ||
| JP2008111133A JP5486778B2 (ja) | 2007-04-27 | 2008-04-22 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2008295035A JP2008295035A (ja) | 2008-12-04 |
| JP2008295035A5 true JP2008295035A5 (enExample) | 2011-03-31 |
| JP5486778B2 JP5486778B2 (ja) | 2014-05-07 |
Family
ID=39673251
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008111133A Expired - Fee Related JP5486778B2 (ja) | 2007-04-27 | 2008-04-22 | 半導体装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US7612598B2 (enExample) |
| EP (1) | EP1986070B1 (enExample) |
| JP (1) | JP5486778B2 (enExample) |
| CN (1) | CN101295972B (enExample) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070297214A1 (en) * | 2006-06-09 | 2007-12-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
| US7612598B2 (en) * | 2007-04-27 | 2009-11-03 | Semiconductor Energy Laboratory Co., Ltd. | Clock signal generation circuit and semiconductor device |
| JP5349945B2 (ja) * | 2008-12-25 | 2013-11-20 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| KR101124419B1 (ko) * | 2009-02-18 | 2012-03-20 | 포항공과대학교 산학협력단 | 마이크로파 플라즈마 생성을 위한 휴대용 전력 공급 장치 |
| CN101847215B (zh) * | 2009-03-26 | 2013-02-27 | 上海华虹集成电路有限责任公司 | 非接触式ic卡的时钟电路和数据解码电路 |
| US8140026B2 (en) | 2009-05-06 | 2012-03-20 | Qualcomm Incorporated | All-digital selectable duty cycle generation |
| CN102055443B (zh) * | 2009-10-30 | 2014-01-08 | 无锡海威半导体科技有限公司 | 一种占空比检测电路 |
| TWI621121B (zh) * | 2011-01-05 | 2018-04-11 | Semiconductor Energy Laboratory Co., Ltd. | 儲存元件、儲存裝置、及信號處理電路 |
| CN102129588B (zh) * | 2011-04-14 | 2013-04-24 | 中国电子技术标准化研究所 | 一种用于rfid系统的同步注入解码方法和系统 |
| JP2013200830A (ja) * | 2012-03-26 | 2013-10-03 | Toshiba Corp | メモリシステム |
| RU2641238C2 (ru) * | 2013-01-25 | 2018-01-16 | Сони Корпорейшн | Устройство обработки сигналов, способ обработки сигналов и программа |
| DE102014218010A1 (de) * | 2014-09-09 | 2016-03-10 | Robert Bosch Gmbh | Vorrichtung und Verfahren zum Erzeugen eines Signals mit einem einstellbaren Tastverhältnis |
| US10191466B2 (en) | 2015-01-28 | 2019-01-29 | Lam Research Corporation | Systems and methods for synchronizing execution of recipe sets |
| JP7040897B2 (ja) * | 2017-03-30 | 2022-03-23 | ラピスセミコンダクタ株式会社 | 半導体装置、非接触電子装置、および周期検出方法 |
Family Cites Families (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61225937A (ja) * | 1985-03-30 | 1986-10-07 | Toshiba Corp | 信号抽出回路 |
| JPH0770991B2 (ja) | 1986-08-27 | 1995-07-31 | 日本電気株式会社 | クロツク再生回路 |
| JPH07141053A (ja) * | 1993-11-17 | 1995-06-02 | Nec Niigata Ltd | クロック発生回路 |
| US5638019A (en) * | 1995-11-17 | 1997-06-10 | International Business Machines Corporation | Accurately generating precisely skewed clock signals |
| JP3700325B2 (ja) * | 1997-05-21 | 2005-09-28 | 松下電器産業株式会社 | 駆動源制御方法 |
| US6084933A (en) * | 1997-11-17 | 2000-07-04 | Advanced Micro Devices, Inc. | Chip operating conditions compensated clock generation |
| JPH11225091A (ja) | 1997-12-04 | 1999-08-17 | Canon Inc | 無線通信方法及び装置 |
| US6707866B1 (en) * | 1998-08-04 | 2004-03-16 | Sony Corporation | Clock generator, clock generating method, and signal receiver |
| JP2001352317A (ja) * | 2000-06-07 | 2001-12-21 | Sharp Corp | 位相同期回路 |
| JP3647364B2 (ja) * | 2000-07-21 | 2005-05-11 | Necエレクトロニクス株式会社 | クロック制御方法及び回路 |
| JP2002101316A (ja) * | 2000-09-26 | 2002-04-05 | Mitsubishi Electric Corp | クロック生成回路及び画像表示装置 |
| US7042821B2 (en) * | 2001-06-07 | 2006-05-09 | Sony Corporation | Disk drive apparatus for optimum motor control |
| JP3859531B2 (ja) * | 2002-03-22 | 2006-12-20 | Necエンジニアリング株式会社 | バーストデータ受信装置 |
| JP3891877B2 (ja) * | 2002-04-26 | 2007-03-14 | 富士通株式会社 | クロック信号発生装置、通信装置および半導体装置 |
| US7437633B1 (en) * | 2002-09-26 | 2008-10-14 | Xilinx, Inc. | Duty cycle characterization and adjustment |
| US6967514B2 (en) * | 2002-10-21 | 2005-11-22 | Rambus, Inc. | Method and apparatus for digital duty cycle adjustment |
| JP2004348573A (ja) * | 2003-05-23 | 2004-12-09 | Renesas Technology Corp | クロック生成回路およびそれを含むシステム |
| JP3982464B2 (ja) * | 2003-06-24 | 2007-09-26 | 株式会社デンソー | 通信装置 |
| JP2005020471A (ja) * | 2003-06-27 | 2005-01-20 | Matsushita Electric Ind Co Ltd | 調歩同期式通信回路 |
| JP2005033089A (ja) * | 2003-07-10 | 2005-02-03 | Matsushita Electric Ind Co Ltd | 半導体装置 |
| KR100629374B1 (ko) * | 2003-12-23 | 2006-09-29 | 삼성전자주식회사 | 듀티 사이클 보정회로 및 방법 |
| KR100557580B1 (ko) * | 2004-02-23 | 2006-03-03 | 주식회사 하이닉스반도체 | 클럭 듀티비 보정 회로 |
| JP4769431B2 (ja) * | 2004-05-28 | 2011-09-07 | Okiセミコンダクタ株式会社 | ドットクロック同期生成回路 |
| US7133186B2 (en) * | 2004-06-07 | 2006-11-07 | Electro Scientific Industries, Inc. | AOM modulation techniques employing transducers to modulate different axes |
| JP2006165931A (ja) * | 2004-12-07 | 2006-06-22 | Renesas Technology Corp | 分周回路および通信装置 |
| JP2006303863A (ja) * | 2005-04-20 | 2006-11-02 | Fujitsu Ltd | パルス信号生成装置 |
| DE602006014844D1 (de) * | 2005-09-13 | 2010-07-22 | Toyota Motor Co Ltd | Schaltung zur erzeugung von pwm-signalen |
| JP4560819B2 (ja) * | 2005-09-21 | 2010-10-13 | エルピーダメモリ株式会社 | 半導体装置 |
| JP2007117849A (ja) | 2005-10-26 | 2007-05-17 | Toshiba Corp | オゾン処理システム |
| JP2008160610A (ja) * | 2006-12-26 | 2008-07-10 | Nec Electronics Corp | クロックデューティ変更回路 |
| KR100813554B1 (ko) * | 2007-01-10 | 2008-03-17 | 주식회사 하이닉스반도체 | 데이터 출력 스트로브 신호 생성 회로 및 이를 포함하는반도체 메모리 장치 |
| KR100857436B1 (ko) * | 2007-01-24 | 2008-09-10 | 주식회사 하이닉스반도체 | Dll 회로 및 그 제어 방법 |
| US7724056B2 (en) * | 2007-02-08 | 2010-05-25 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device operating in synchronism with clock and method for controlling duty of clock |
| US7612598B2 (en) * | 2007-04-27 | 2009-11-03 | Semiconductor Energy Laboratory Co., Ltd. | Clock signal generation circuit and semiconductor device |
| US7821315B2 (en) * | 2007-11-08 | 2010-10-26 | Qualcomm Incorporated | Adjustable duty cycle circuit |
-
2008
- 2008-03-27 US US12/056,896 patent/US7612598B2/en not_active Expired - Fee Related
- 2008-03-27 EP EP08005881.1A patent/EP1986070B1/en not_active Not-in-force
- 2008-03-31 CN CN2008100884948A patent/CN101295972B/zh not_active Expired - Fee Related
- 2008-04-22 JP JP2008111133A patent/JP5486778B2/ja not_active Expired - Fee Related
-
2009
- 2009-10-30 US US12/609,422 patent/US8416000B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2008295035A5 (enExample) | ||
| JP2013508731A5 (enExample) | ||
| JP5282159B2 (ja) | 光子計数装置および光子計数方法 | |
| JP5571688B2 (ja) | 信号の周波数または周期を決定するための方法 | |
| US9344093B2 (en) | Counter | |
| JP3597782B2 (ja) | クロック信号補正回路および半導体装置 | |
| JP2011071995A5 (ja) | カウンタ回路 | |
| CN106773613A (zh) | 时间数字转换器和时间测量方法 | |
| JP2008219877A5 (enExample) | ||
| EP3503404B1 (en) | By odd integer digital frequency divider circuit and method | |
| JP2010044850A5 (enExample) | ||
| WO1999059051A1 (en) | Device and apparatus for detecting clock failure | |
| JP2009524319A (ja) | 分周器回路 | |
| CN102195638A (zh) | 一种低延时数字时钟分频方法 | |
| US7643598B2 (en) | Frequency lock detector | |
| US9590637B1 (en) | High-speed programmable frequency divider with 50% output duty cycle | |
| US9891594B2 (en) | Heterogeneous sampling delay line-based time to digital converter | |
| JP2012161061A (ja) | デジタルフィルタ回路 | |
| US9484902B2 (en) | Delay circuit | |
| KR101251764B1 (ko) | 그레이 코드 카운터 | |
| US7924966B2 (en) | Symmetry corrected high frequency digital divider | |
| JP5234095B2 (ja) | パルス位相差符号化回路 | |
| JP2012039296A (ja) | カウンタ回路 | |
| JP5055016B2 (ja) | 位相差計測回路 | |
| JP2011242211A (ja) | 位相差測定装置 |