JP2007508698A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007508698A5 JP2007508698A5 JP2006534260A JP2006534260A JP2007508698A5 JP 2007508698 A5 JP2007508698 A5 JP 2007508698A5 JP 2006534260 A JP2006534260 A JP 2006534260A JP 2006534260 A JP2006534260 A JP 2006534260A JP 2007508698 A5 JP2007508698 A5 JP 2007508698A5
- Authority
- JP
- Japan
- Prior art keywords
- layer
- photoresist
- osg
- etching
- stripping
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/680,895 US7202177B2 (en) | 2003-10-08 | 2003-10-08 | Nitrous oxide stripping process for organosilicate glass |
| PCT/US2004/032793 WO2005038892A1 (en) | 2003-10-08 | 2004-10-05 | A nitrous oxide stripping process for organosilicate glass |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2007508698A JP2007508698A (ja) | 2007-04-05 |
| JP2007508698A5 true JP2007508698A5 (enExample) | 2007-10-18 |
Family
ID=34422202
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006534260A Pending JP2007508698A (ja) | 2003-10-08 | 2004-10-05 | 有機ケイ酸塩ガラスについての一酸化二窒素剥脱方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7202177B2 (enExample) |
| EP (1) | EP1671363A4 (enExample) |
| JP (1) | JP2007508698A (enExample) |
| KR (1) | KR101197070B1 (enExample) |
| CN (1) | CN100426469C (enExample) |
| TW (1) | TW200523689A (enExample) |
| WO (1) | WO2005038892A1 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050136681A1 (en) * | 2003-12-23 | 2005-06-23 | Tokyo Electron Limited | Method and apparatus for removing photoresist from a substrate |
| KR100666881B1 (ko) * | 2005-06-10 | 2007-01-10 | 삼성전자주식회사 | 포토레지스트 제거 방법 및 이를 이용한 반도체 소자의제조 방법. |
| JP5005702B2 (ja) * | 2005-11-17 | 2012-08-22 | エヌエックスピー ビー ヴィ | 湿度センサー |
| US7932181B2 (en) * | 2006-06-20 | 2011-04-26 | Lam Research Corporation | Edge gas injection for critical dimension uniformity improvement |
| US8283255B2 (en) * | 2007-05-24 | 2012-10-09 | Lam Research Corporation | In-situ photoresist strip during plasma etching of active hard mask |
| US20110226280A1 (en) * | 2008-11-21 | 2011-09-22 | Axcelis Technologies, Inc. | Plasma mediated ashing processes |
| US20100130017A1 (en) * | 2008-11-21 | 2010-05-27 | Axcelis Technologies, Inc. | Front end of line plasma mediated ashing processes and apparatus |
| CN101996934B (zh) * | 2009-08-20 | 2012-07-18 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件的制作方法 |
| JP6960839B2 (ja) * | 2017-12-13 | 2021-11-05 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
| CN115799028B (zh) * | 2021-09-10 | 2025-12-05 | 长鑫存储技术有限公司 | 半导体结构的制备方法及半导体结构 |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US111041A (en) * | 1871-01-17 | Improvement in hay-tedders | ||
| US5126231A (en) * | 1990-02-26 | 1992-06-30 | Applied Materials, Inc. | Process for multi-layer photoresist etching with minimal feature undercut and unchanging photoresist load during etch |
| US5910453A (en) * | 1996-01-16 | 1999-06-08 | Advanced Micro Devices, Inc. | Deep UV anti-reflection coating etch |
| US5970376A (en) * | 1997-12-29 | 1999-10-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Post via etch plasma treatment method for forming with attenuated lateral etching a residue free via through a silsesquioxane spin-on-glass (SOG) dielectric layer |
| JP2000183040A (ja) * | 1998-12-15 | 2000-06-30 | Canon Inc | 有機層間絶縁膜エッチング後のレジストアッシング方法 |
| JP4221847B2 (ja) * | 1999-10-25 | 2009-02-12 | パナソニック電工株式会社 | プラズマ処理装置及びプラズマ点灯方法 |
| US6323121B1 (en) * | 2000-05-12 | 2001-11-27 | Taiwan Semiconductor Manufacturing Company | Fully dry post-via-etch cleaning method for a damascene process |
| JP2002118087A (ja) * | 2000-06-29 | 2002-04-19 | Dms Co Ltd | 紫外線照査装置 |
| US6426304B1 (en) * | 2000-06-30 | 2002-07-30 | Lam Research Corporation | Post etch photoresist strip with hydrogen for organosilicate glass low-κ etch applications |
| US6413877B1 (en) * | 2000-12-22 | 2002-07-02 | Lam Research Corporation | Method of preventing damage to organo-silicate-glass materials during resist stripping |
| US6514860B1 (en) * | 2001-01-31 | 2003-02-04 | Advanced Micro Devices, Inc. | Integration of organic fill for dual damascene process |
| US6777344B2 (en) | 2001-02-12 | 2004-08-17 | Lam Research Corporation | Post-etch photoresist strip with O2 and NH3 for organosilicate glass low-K dielectric etch applications |
| US6566283B1 (en) * | 2001-02-15 | 2003-05-20 | Advanced Micro Devices, Inc. | Silane treatment of low dielectric constant materials in semiconductor device manufacturing |
| US20020139771A1 (en) * | 2001-02-22 | 2002-10-03 | Ping Jiang | Gas switching during an etch process to modulate the characteristics of the etch |
| US6617257B2 (en) * | 2001-03-30 | 2003-09-09 | Lam Research Corporation | Method of plasma etching organic antireflective coating |
| KR100430472B1 (ko) * | 2001-07-12 | 2004-05-10 | 삼성전자주식회사 | 듀얼 다마신 공정을 이용한 배선 형성 방법 |
| US6498112B1 (en) * | 2001-07-13 | 2002-12-24 | Advanced Micro Devices, Inc. | Graded oxide caps on low dielectric constant (low K) chemical vapor deposition (CVD) films |
| US6696222B2 (en) * | 2001-07-24 | 2004-02-24 | Silicon Integrated Systems Corp. | Dual damascene process using metal hard mask |
| JP2003092349A (ja) * | 2001-09-18 | 2003-03-28 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| JP2003303880A (ja) * | 2002-04-10 | 2003-10-24 | Nec Corp | 積層層間絶縁膜構造を利用した配線構造およびその製造方法 |
| US7253112B2 (en) * | 2002-06-04 | 2007-08-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dual damascene process |
| JP2004079901A (ja) * | 2002-08-21 | 2004-03-11 | Nec Electronics Corp | 半導体装置及びその製造方法 |
| US6720256B1 (en) * | 2002-12-04 | 2004-04-13 | Taiwan Semiconductor Manufacturing Company | Method of dual damascene patterning |
| US6916697B2 (en) * | 2003-10-08 | 2005-07-12 | Lam Research Corporation | Etch back process using nitrous oxide |
-
2003
- 2003-10-08 US US10/680,895 patent/US7202177B2/en not_active Expired - Lifetime
-
2004
- 2004-10-04 TW TW093130026A patent/TW200523689A/zh unknown
- 2004-10-05 WO PCT/US2004/032793 patent/WO2005038892A1/en not_active Ceased
- 2004-10-05 CN CNB2004800291641A patent/CN100426469C/zh not_active Expired - Fee Related
- 2004-10-05 JP JP2006534260A patent/JP2007508698A/ja active Pending
- 2004-10-05 KR KR1020067008588A patent/KR101197070B1/ko not_active Expired - Fee Related
- 2004-10-05 EP EP04794216A patent/EP1671363A4/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7326650B2 (en) | Method of etching dual damascene structure | |
| TW507290B (en) | Etching method | |
| JP5306196B2 (ja) | 誘電体空隙を有する相互接続構造体 | |
| US6951709B2 (en) | Method of fabricating a semiconductor multilevel interconnect structure | |
| JP4256347B2 (ja) | 半導体装置の製造方法 | |
| CN100353491C (zh) | 利用超临界流体制造微电子器件的方法 | |
| JP2009524257A (ja) | 太いワイヤ構造およびそれを形成するためのデュアル・ダマシン方法(太いワイヤ構造を形成するためのデュアル・ダマシン・プロセス) | |
| US6187663B1 (en) | Method of optimizing device performance via use of copper damascene structures, and HSQ/FSG, hybrid low dielectric constant materials | |
| TW200530422A (en) | Structure comprising amorphous carbon film and method of forming thereof | |
| JP2005026659A (ja) | フラッシュ素子のビットライン形成方法 | |
| JP4817649B2 (ja) | ライン・レベル・エア・ギャップ | |
| CN107665857A (zh) | 用于形成具有笔直轮廓的通孔的多重图案化 | |
| US20040219796A1 (en) | Plasma etching process | |
| JP2004281936A (ja) | 半導体装置の製造方法 | |
| JP2007508698A5 (enExample) | ||
| US6774031B2 (en) | Method of forming dual-damascene structure | |
| JP2007511099A5 (enExample) | ||
| US20220102143A1 (en) | Metal Hard Masks for Reducing Line Bending | |
| US6876081B2 (en) | Composite dielectric layers | |
| CN102082115B (zh) | 铝互连线结构和形成铝互连线结构的方法 | |
| CN104241114A (zh) | 一种半导体器件的制造方法 | |
| US6797630B1 (en) | Partial via hard mask open on low-k dual damascene etch with dual hard mask (DHM) approach | |
| CN101465316A (zh) | 半导体器件的制造方法 | |
| CN101295656B (zh) | 半导体器件及其制造方法 | |
| CN104733373B (zh) | 一种半导体器件的制造方法 |