JP2004508717A - 薄いゲート酸化物MOSFETsでのゲート誘起ドレイン漏洩(GIDL)電流を減らす方法およびデバイス - Google Patents
薄いゲート酸化物MOSFETsでのゲート誘起ドレイン漏洩(GIDL)電流を減らす方法およびデバイス Download PDFInfo
- Publication number
- JP2004508717A JP2004508717A JP2002524227A JP2002524227A JP2004508717A JP 2004508717 A JP2004508717 A JP 2004508717A JP 2002524227 A JP2002524227 A JP 2002524227A JP 2002524227 A JP2002524227 A JP 2002524227A JP 2004508717 A JP2004508717 A JP 2004508717A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- gate
- region
- semiconductor layer
- oxide layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/21—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically active species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0221—Manufacture or treatment of FETs having insulated gates [IGFET] having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended-drain MOSFETs [EDMOS]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01332—Making the insulator
- H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
- H10D64/01338—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid with a treatment, e.g. annealing, after the formation of the conductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01332—Making the insulator
- H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
- H10D64/0134—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid with a treatment, e.g. annealing, after the formation of the insulator and before the formation of the conductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01332—Making the insulator
- H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
- H10D64/01342—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid by deposition, e.g. evaporation, ALD or laser deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
- H10D64/683—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being parallel to the channel plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/693—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator the insulator comprising nitrogen, e.g. nitrides, oxynitrides or nitrogen-doped materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/208—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/22—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks
- H10P30/221—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks characterised by the angle between the ion beam and the mask
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/222—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/28—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by an annealing step, e.g. for activation of dopants
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Thin Film Transistor (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/648,044 US7247919B1 (en) | 2000-08-25 | 2000-08-25 | Method and device to reduce gate-induced drain leakage (GIDL) current in thin gate oxides MOSFETs |
| PCT/US2001/026342 WO2002019431A2 (en) | 2000-08-25 | 2001-08-23 | Method and device to reduce gate-induced drain leakage (gidl) current in thin gate oxide mosfets |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004508717A true JP2004508717A (ja) | 2004-03-18 |
| JP2004508717A5 JP2004508717A5 (https=) | 2005-04-21 |
Family
ID=24599198
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002524227A Pending JP2004508717A (ja) | 2000-08-25 | 2001-08-23 | 薄いゲート酸化物MOSFETsでのゲート誘起ドレイン漏洩(GIDL)電流を減らす方法およびデバイス |
Country Status (7)
| Country | Link |
|---|---|
| US (3) | US7247919B1 (https=) |
| EP (1) | EP1312110A2 (https=) |
| JP (1) | JP2004508717A (https=) |
| KR (1) | KR100563398B1 (https=) |
| AU (1) | AU2001286666A1 (https=) |
| SG (1) | SG140464A1 (https=) |
| WO (1) | WO2002019431A2 (https=) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4177192B2 (ja) * | 2003-08-05 | 2008-11-05 | 株式会社日立ハイテクノロジーズ | プラズマエッチング装置およびプラズマエッチング方法 |
| US6797555B1 (en) * | 2003-09-10 | 2004-09-28 | National Semiconductor Corporation | Direct implantation of fluorine into the channel region of a PMOS device |
| US7189292B2 (en) | 2003-10-31 | 2007-03-13 | International Business Machines Corporation | Self-encapsulated silver alloys for interconnects |
| US7245548B2 (en) * | 2004-07-27 | 2007-07-17 | Micron Technology, Inc. | Techniques for reducing leakage current in memory devices |
| US20060291114A1 (en) * | 2005-06-27 | 2006-12-28 | Teo Chee K | Electrostatic discharge protection circuit and method |
| US8154088B1 (en) | 2006-09-29 | 2012-04-10 | Cypress Semiconductor Corporation | Semiconductor topography and method for reducing gate induced drain leakage (GIDL) in MOS transistors |
| US20080286932A1 (en) * | 2007-05-17 | 2008-11-20 | Dongbu Hitek Co., Ltd. | Method of manufacturing semiconductor device |
| US20090090975A1 (en) * | 2007-10-09 | 2009-04-09 | Chartered Semiconductor Manufacturing Ltd. | Integrated circuit system employing fluorine doping |
| KR20120133652A (ko) * | 2011-05-31 | 2012-12-11 | 삼성전자주식회사 | 반도체 소자의 제조 방법 |
| CN102420228B (zh) * | 2011-06-17 | 2015-01-07 | 上海华力微电子有限公司 | 抑制gidl效应的后栅极工艺半导体器件及其制备方法 |
| US8896035B2 (en) | 2012-10-22 | 2014-11-25 | International Business Machines Corporation | Field effect transistor having phase transition material incorporated into one or more components for reduced leakage current |
| KR102065973B1 (ko) | 2013-07-12 | 2020-01-15 | 삼성전자 주식회사 | 반도체 장치 및 그 제조 방법 |
| US10734511B2 (en) | 2016-03-31 | 2020-08-04 | Intel Corporation | High mobility asymmetric field effect transistors with a band-offset semiconductor drain spacer |
| WO2018182570A1 (en) * | 2017-03-28 | 2018-10-04 | Intel IP Corporation | Assymetric transistor arrangements with smartly spaced drain regions |
| CN112864223A (zh) | 2019-11-28 | 2021-05-28 | 联华电子股份有限公司 | 半导体晶体管及其制作方法 |
| MX2023009557A (es) * | 2021-02-18 | 2023-08-22 | Moleaer Inc | Generador de nano burbujas. |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2652108B2 (ja) * | 1991-09-05 | 1997-09-10 | 三菱電機株式会社 | 電界効果トランジスタおよびその製造方法 |
| JPH0653492A (ja) * | 1992-07-29 | 1994-02-25 | Kawasaki Steel Corp | 半導体装置及びその製造方法 |
| US5382533A (en) * | 1993-06-18 | 1995-01-17 | Micron Semiconductor, Inc. | Method of manufacturing small geometry MOS field-effect transistors having improved barrier layer to hot electron injection |
| US5372957A (en) | 1993-07-22 | 1994-12-13 | Taiwan Semiconductor Manufacturing Company | Multiple tilted angle ion implantation MOSFET method |
| JP3297173B2 (ja) * | 1993-11-02 | 2002-07-02 | 三菱電機株式会社 | 半導体記憶装置およびその製造方法 |
| KR0136932B1 (ko) | 1994-07-30 | 1998-04-24 | 문정환 | 반도체 소자 및 그의 제조방법 |
| SG50741A1 (en) * | 1995-07-26 | 1998-07-20 | Chartered Semiconductor Mfg | Method for minimizing the hot carrier effect in m-mosfet devices |
| US5719425A (en) | 1996-01-31 | 1998-02-17 | Micron Technology, Inc. | Multiple implant lightly doped drain (MILDD) field effect transistor |
| JPH1079506A (ja) | 1996-02-07 | 1998-03-24 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
| US5672525A (en) | 1996-05-23 | 1997-09-30 | Chartered Semiconductor Manufacturing Pte Ltd. | Polysilicon gate reoxidation in a gas mixture of oxygen and nitrogen trifluoride gas by rapid thermal processing to improve hot carrier immunity |
| US5804496A (en) | 1997-01-08 | 1998-09-08 | Advanced Micro Devices | Semiconductor device having reduced overlap capacitance and method of manufacture thereof |
| US5840610A (en) * | 1997-01-16 | 1998-11-24 | Advanced Micro Devices, Inc. | Enhanced oxynitride gate dielectrics using NF3 gas |
| US5998274A (en) | 1997-04-10 | 1999-12-07 | Micron Technology, Inc. | Method of forming a multiple implant lightly doped drain (MILDD) field effect transistor |
| JPH1117174A (ja) | 1997-06-20 | 1999-01-22 | Sony Corp | Mis型トランジスタ素子のゲート電極及びその形成方法 |
| US5920782A (en) | 1997-07-18 | 1999-07-06 | United Microelectronics Corp. | Method for improving hot carrier degradation |
| JP2002509361A (ja) | 1997-12-18 | 2002-03-26 | マイクロン テクノロジー, インク. | 半導体製造方法及び電界効果トランジスタ |
| US6030875A (en) | 1997-12-19 | 2000-02-29 | Advanced Micro Devices, Inc. | Method for making semiconductor device having nitrogen-rich active region-channel interface |
| US6188101B1 (en) | 1998-01-14 | 2001-02-13 | Advanced Micro Devices, Inc. | Flash EPROM cell with reduced short channel effect and method for providing same |
| US6238998B1 (en) | 1998-11-20 | 2001-05-29 | International Business Machines Corporation | Shallow trench isolation on a silicon substrate using nitrogen implant into the side wall |
| JP3376305B2 (ja) | 1998-12-25 | 2003-02-10 | 株式会社東芝 | 半導体装置の製造方法 |
| US6242334B1 (en) | 1999-03-23 | 2001-06-05 | United Microelectronics Corp. | Multi-step spacer formation of semiconductor devices |
| US6297098B1 (en) | 1999-11-01 | 2001-10-02 | Taiwan Semiconductor Manufacturing Company | Tilt-angle ion implant to improve junction breakdown in flash memory application |
| US6352912B1 (en) | 2000-03-30 | 2002-03-05 | International Business Machines Corporation | Reduction of reverse short channel effects by deep implantation of neutral dopants |
| US6352885B1 (en) * | 2000-05-25 | 2002-03-05 | Advanced Micro Devices, Inc. | Transistor having a peripherally increased gate insulation thickness and a method of fabricating the same |
-
2000
- 2000-08-25 US US09/648,044 patent/US7247919B1/en not_active Expired - Lifetime
-
2001
- 2001-08-23 WO PCT/US2001/026342 patent/WO2002019431A2/en not_active Ceased
- 2001-08-23 EP EP01966127A patent/EP1312110A2/en not_active Ceased
- 2001-08-23 AU AU2001286666A patent/AU2001286666A1/en not_active Abandoned
- 2001-08-23 SG SG200501097-0A patent/SG140464A1/en unknown
- 2001-08-23 KR KR1020037002699A patent/KR100563398B1/ko not_active Expired - Lifetime
- 2001-08-23 JP JP2002524227A patent/JP2004508717A/ja active Pending
- 2001-12-27 US US10/034,778 patent/US6693012B2/en not_active Expired - Lifetime
-
2006
- 2006-07-31 US US11/496,288 patent/US20060263964A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| KR100563398B1 (ko) | 2006-03-23 |
| AU2001286666A1 (en) | 2002-03-13 |
| WO2002019431A2 (en) | 2002-03-07 |
| EP1312110A2 (en) | 2003-05-21 |
| KR20030043939A (ko) | 2003-06-02 |
| US20060263964A1 (en) | 2006-11-23 |
| WO2002019431A3 (en) | 2002-10-17 |
| US6693012B2 (en) | 2004-02-17 |
| US7247919B1 (en) | 2007-07-24 |
| US20020050621A1 (en) | 2002-05-02 |
| SG140464A1 (en) | 2008-03-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6365472B1 (en) | Semiconductor device and method of manufacturing the same | |
| US5930615A (en) | Method of forming CMOS having simultaneous formation of halo regions of PMOS and part of source/drain of NMOS | |
| US6828185B2 (en) | CMOS of semiconductor device and method for manufacturing the same | |
| JP2897004B2 (ja) | Cmosfet製造方法 | |
| JPH08250728A (ja) | 電界効果型半導体装置及びその製造方法 | |
| JP2513402B2 (ja) | 半導体装置の構造及び製造方法 | |
| JP2004508717A (ja) | 薄いゲート酸化物MOSFETsでのゲート誘起ドレイン漏洩(GIDL)電流を減らす方法およびデバイス | |
| US5940710A (en) | Method for fabricating metal oxide semiconductor field effect transistor | |
| JP2550235B2 (ja) | Gold構造を有する半導体素子の製造方法 | |
| US6596594B1 (en) | Method for fabricating field effect transistor (FET) device with asymmetric channel region and asymmetric source and drain regions | |
| JP2001156290A (ja) | 半導体装置 | |
| JP2927161B2 (ja) | 半導体メモリとその製法 | |
| JP2004508717A5 (https=) | ||
| US6078079A (en) | Semiconductor device and method of manufacturing the same | |
| US20030111689A1 (en) | Process for the selective formation of salicide on active areas of MOS devices | |
| US20060134874A1 (en) | Manufacture method of MOS semiconductor device having extension and pocket | |
| JPH01283956A (ja) | 半導体装置およびその製造方法 | |
| JPH10256549A (ja) | 半導体装置及びその製造方法 | |
| JP4115769B2 (ja) | 半導体装置及びその製造方法 | |
| JPS6074663A (ja) | 相補型半導体装置の製造方法 | |
| JPH06140590A (ja) | 半導体装置の製造方法 | |
| JP3277912B2 (ja) | 半導体装置の製造方法 | |
| KR101046375B1 (ko) | 트랜지스터 형성방법 | |
| JPS62130563A (ja) | 半導体装置 | |
| JPH08306915A (ja) | 半導体装置およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20061101 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061116 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070216 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070511 |