AU2001286666A1 - Method and device to reduce gate-induced drain leakage (gidl) current in thin gate oxide mosfets - Google Patents

Method and device to reduce gate-induced drain leakage (gidl) current in thin gate oxide mosfets

Info

Publication number
AU2001286666A1
AU2001286666A1 AU2001286666A AU8666601A AU2001286666A1 AU 2001286666 A1 AU2001286666 A1 AU 2001286666A1 AU 2001286666 A AU2001286666 A AU 2001286666A AU 8666601 A AU8666601 A AU 8666601A AU 2001286666 A1 AU2001286666 A1 AU 2001286666A1
Authority
AU
Australia
Prior art keywords
gidl
current
drain leakage
induced drain
gate oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001286666A
Other languages
English (en)
Inventor
Chandra V. Mouli
Ceredig Roberts
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of AU2001286666A1 publication Critical patent/AU2001286666A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/21Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically active species
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0221Manufacture or treatment of FETs having insulated gates [IGFET] having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended-drain MOSFETs [EDMOS]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • H10D64/013Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332Making the insulator
    • H10D64/01336Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
    • H10D64/01338Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid with a treatment, e.g. annealing, after the formation of the conductor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • H10D64/013Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332Making the insulator
    • H10D64/01336Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
    • H10D64/0134Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid with a treatment, e.g. annealing, after the formation of the insulator and before the formation of the conductor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • H10D64/013Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332Making the insulator
    • H10D64/01336Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
    • H10D64/01342Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid by deposition, e.g. evaporation, ALD or laser deposition
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/66Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/681Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
    • H10D64/683Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being parallel to the channel plane
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/66Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/693Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator the insulator comprising nitrogen, e.g. nitrides, oxynitrides or nitrogen-doped materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/202Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
    • H10P30/204Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/208Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/22Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks
    • H10P30/221Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks characterised by the angle between the ion beam and the mask
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/222Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/28Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by an annealing step, e.g. for activation of dopants
AU2001286666A 2000-08-25 2001-08-23 Method and device to reduce gate-induced drain leakage (gidl) current in thin gate oxide mosfets Abandoned AU2001286666A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/648,044 2000-08-25
US09/648,044 US7247919B1 (en) 2000-08-25 2000-08-25 Method and device to reduce gate-induced drain leakage (GIDL) current in thin gate oxides MOSFETs
PCT/US2001/026342 WO2002019431A2 (en) 2000-08-25 2001-08-23 Method and device to reduce gate-induced drain leakage (gidl) current in thin gate oxide mosfets

Publications (1)

Publication Number Publication Date
AU2001286666A1 true AU2001286666A1 (en) 2002-03-13

Family

ID=24599198

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001286666A Abandoned AU2001286666A1 (en) 2000-08-25 2001-08-23 Method and device to reduce gate-induced drain leakage (gidl) current in thin gate oxide mosfets

Country Status (7)

Country Link
US (3) US7247919B1 (https=)
EP (1) EP1312110A2 (https=)
JP (1) JP2004508717A (https=)
KR (1) KR100563398B1 (https=)
AU (1) AU2001286666A1 (https=)
SG (1) SG140464A1 (https=)
WO (1) WO2002019431A2 (https=)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4177192B2 (ja) * 2003-08-05 2008-11-05 株式会社日立ハイテクノロジーズ プラズマエッチング装置およびプラズマエッチング方法
US6797555B1 (en) * 2003-09-10 2004-09-28 National Semiconductor Corporation Direct implantation of fluorine into the channel region of a PMOS device
US7189292B2 (en) 2003-10-31 2007-03-13 International Business Machines Corporation Self-encapsulated silver alloys for interconnects
US7245548B2 (en) * 2004-07-27 2007-07-17 Micron Technology, Inc. Techniques for reducing leakage current in memory devices
US20060291114A1 (en) * 2005-06-27 2006-12-28 Teo Chee K Electrostatic discharge protection circuit and method
US8154088B1 (en) 2006-09-29 2012-04-10 Cypress Semiconductor Corporation Semiconductor topography and method for reducing gate induced drain leakage (GIDL) in MOS transistors
US20080286932A1 (en) * 2007-05-17 2008-11-20 Dongbu Hitek Co., Ltd. Method of manufacturing semiconductor device
US20090090975A1 (en) * 2007-10-09 2009-04-09 Chartered Semiconductor Manufacturing Ltd. Integrated circuit system employing fluorine doping
KR20120133652A (ko) * 2011-05-31 2012-12-11 삼성전자주식회사 반도체 소자의 제조 방법
CN102420228B (zh) * 2011-06-17 2015-01-07 上海华力微电子有限公司 抑制gidl效应的后栅极工艺半导体器件及其制备方法
US8896035B2 (en) 2012-10-22 2014-11-25 International Business Machines Corporation Field effect transistor having phase transition material incorporated into one or more components for reduced leakage current
KR102065973B1 (ko) 2013-07-12 2020-01-15 삼성전자 주식회사 반도체 장치 및 그 제조 방법
US10734511B2 (en) 2016-03-31 2020-08-04 Intel Corporation High mobility asymmetric field effect transistors with a band-offset semiconductor drain spacer
WO2018182570A1 (en) * 2017-03-28 2018-10-04 Intel IP Corporation Assymetric transistor arrangements with smartly spaced drain regions
CN112864223A (zh) 2019-11-28 2021-05-28 联华电子股份有限公司 半导体晶体管及其制作方法
MX2023009557A (es) * 2021-02-18 2023-08-22 Moleaer Inc Generador de nano burbujas.

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2652108B2 (ja) * 1991-09-05 1997-09-10 三菱電機株式会社 電界効果トランジスタおよびその製造方法
JPH0653492A (ja) * 1992-07-29 1994-02-25 Kawasaki Steel Corp 半導体装置及びその製造方法
US5382533A (en) * 1993-06-18 1995-01-17 Micron Semiconductor, Inc. Method of manufacturing small geometry MOS field-effect transistors having improved barrier layer to hot electron injection
US5372957A (en) 1993-07-22 1994-12-13 Taiwan Semiconductor Manufacturing Company Multiple tilted angle ion implantation MOSFET method
JP3297173B2 (ja) * 1993-11-02 2002-07-02 三菱電機株式会社 半導体記憶装置およびその製造方法
KR0136932B1 (ko) 1994-07-30 1998-04-24 문정환 반도체 소자 및 그의 제조방법
SG50741A1 (en) * 1995-07-26 1998-07-20 Chartered Semiconductor Mfg Method for minimizing the hot carrier effect in m-mosfet devices
US5719425A (en) 1996-01-31 1998-02-17 Micron Technology, Inc. Multiple implant lightly doped drain (MILDD) field effect transistor
JPH1079506A (ja) 1996-02-07 1998-03-24 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
US5672525A (en) 1996-05-23 1997-09-30 Chartered Semiconductor Manufacturing Pte Ltd. Polysilicon gate reoxidation in a gas mixture of oxygen and nitrogen trifluoride gas by rapid thermal processing to improve hot carrier immunity
US5804496A (en) 1997-01-08 1998-09-08 Advanced Micro Devices Semiconductor device having reduced overlap capacitance and method of manufacture thereof
US5840610A (en) * 1997-01-16 1998-11-24 Advanced Micro Devices, Inc. Enhanced oxynitride gate dielectrics using NF3 gas
US5998274A (en) 1997-04-10 1999-12-07 Micron Technology, Inc. Method of forming a multiple implant lightly doped drain (MILDD) field effect transistor
JPH1117174A (ja) 1997-06-20 1999-01-22 Sony Corp Mis型トランジスタ素子のゲート電極及びその形成方法
US5920782A (en) 1997-07-18 1999-07-06 United Microelectronics Corp. Method for improving hot carrier degradation
JP2002509361A (ja) 1997-12-18 2002-03-26 マイクロン テクノロジー, インク. 半導体製造方法及び電界効果トランジスタ
US6030875A (en) 1997-12-19 2000-02-29 Advanced Micro Devices, Inc. Method for making semiconductor device having nitrogen-rich active region-channel interface
US6188101B1 (en) 1998-01-14 2001-02-13 Advanced Micro Devices, Inc. Flash EPROM cell with reduced short channel effect and method for providing same
US6238998B1 (en) 1998-11-20 2001-05-29 International Business Machines Corporation Shallow trench isolation on a silicon substrate using nitrogen implant into the side wall
JP3376305B2 (ja) 1998-12-25 2003-02-10 株式会社東芝 半導体装置の製造方法
US6242334B1 (en) 1999-03-23 2001-06-05 United Microelectronics Corp. Multi-step spacer formation of semiconductor devices
US6297098B1 (en) 1999-11-01 2001-10-02 Taiwan Semiconductor Manufacturing Company Tilt-angle ion implant to improve junction breakdown in flash memory application
US6352912B1 (en) 2000-03-30 2002-03-05 International Business Machines Corporation Reduction of reverse short channel effects by deep implantation of neutral dopants
US6352885B1 (en) * 2000-05-25 2002-03-05 Advanced Micro Devices, Inc. Transistor having a peripherally increased gate insulation thickness and a method of fabricating the same

Also Published As

Publication number Publication date
KR100563398B1 (ko) 2006-03-23
JP2004508717A (ja) 2004-03-18
WO2002019431A2 (en) 2002-03-07
EP1312110A2 (en) 2003-05-21
KR20030043939A (ko) 2003-06-02
US20060263964A1 (en) 2006-11-23
WO2002019431A3 (en) 2002-10-17
US6693012B2 (en) 2004-02-17
US7247919B1 (en) 2007-07-24
US20020050621A1 (en) 2002-05-02
SG140464A1 (en) 2008-03-28

Similar Documents

Publication Publication Date Title
AU2001286666A1 (en) Method and device to reduce gate-induced drain leakage (gidl) current in thin gate oxide mosfets
AU2001241502A1 (en) Trench gate dmos field-effect transistor and method of making the same
AU2001283138A1 (en) Gate technology for strained surface channel and strained buried channel mosfet devices
AU2001261306A1 (en) High mobility heterojunction transistor and method
AU2001262348A1 (en) Lateral semiconductor device with low on-resistance and method of making the same
AU2001283217A1 (en) Power mos device with asymmetrical channel structure
AU2001291257A1 (en) Multigate semiconductor device with vertical channel current and method of fabrication
EP1191602A3 (en) Method of forming trench MOS device and termination structure
GB2291741B (en) Lightly doped drain field effect transistors
GB0003185D0 (en) An insulated gate field effect device
SG89304A1 (en) Method and apparatus for reducing parasitic bipolar current in a silicon-on-insulator transistor
AU2002232550A1 (en) Device and method for treatment of surface infections with nitric oxide
IL153719A0 (en) Device and method for intravaginal or transvaginal treatment of fungal, bacterial, viral or parasitic infections
DE60043377D1 (de) Kanalschätzungsgerät und -verfahren
EP1132960A3 (en) Semiconductor device and manufacturing method thereof
AU2002230624A1 (en) Trench gate fermi-threshold field effect transistors and methods of fabricating the same
GB0122120D0 (en) Edge termination in MOS transistors
AU2057097A (en) Trenched dmos transistor with lightly doped tub
AU2003282848A1 (en) Double and triple gate mosfet devices and methods for making same
AU2003262748A1 (en) Method and apparatus for improved mos gating to reduce miller capacitance and switching losses
AU2001291097A1 (en) Trench dmos transistor having lightly doped source structure
AU2002229026A1 (en) Device and method for reducing blood pressure
AU2317597A (en) Method and system for the reduction of off-state current in field-effect transistors
AU2002211646A1 (en) Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion
AU2002354162A1 (en) Lateral junctiion field-effect transistor and its manufacturing method