JP2002298578A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002298578A5 JP2002298578A5 JP2001096343A JP2001096343A JP2002298578A5 JP 2002298578 A5 JP2002298578 A5 JP 2002298578A5 JP 2001096343 A JP2001096343 A JP 2001096343A JP 2001096343 A JP2001096343 A JP 2001096343A JP 2002298578 A5 JP2002298578 A5 JP 2002298578A5
- Authority
- JP
- Japan
- Prior art keywords
- sub
- address
- semiconductor memory
- memory device
- block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 9
- 239000011159 matrix material Substances 0.000 claims 1
- 238000011084 recovery Methods 0.000 claims 1
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001096343A JP4001724B2 (ja) | 2001-03-29 | 2001-03-29 | 半導体記憶装置 |
| TW090126620A TW525164B (en) | 2001-03-29 | 2001-10-26 | Semiconductor memory device |
| KR1020010072248A KR100793669B1 (ko) | 2001-03-29 | 2001-11-20 | 반도체 기억 장치 |
| DE60141945T DE60141945D1 (de) | 2001-03-29 | 2001-11-20 | Halbleiterspeicheranordnung |
| EP01309750A EP1246194B1 (en) | 2001-03-29 | 2001-11-20 | Semiconductor memory device |
| CN01130510A CN1379409A (zh) | 2001-03-29 | 2001-11-20 | 半导体存储器件 |
| US10/000,313 US6529435B2 (en) | 2001-03-29 | 2001-12-04 | Semiconductor memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001096343A JP4001724B2 (ja) | 2001-03-29 | 2001-03-29 | 半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002298578A JP2002298578A (ja) | 2002-10-11 |
| JP2002298578A5 true JP2002298578A5 (enExample) | 2004-12-09 |
| JP4001724B2 JP4001724B2 (ja) | 2007-10-31 |
Family
ID=18950267
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001096343A Expired - Fee Related JP4001724B2 (ja) | 2001-03-29 | 2001-03-29 | 半導体記憶装置 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6529435B2 (enExample) |
| EP (1) | EP1246194B1 (enExample) |
| JP (1) | JP4001724B2 (enExample) |
| KR (1) | KR100793669B1 (enExample) |
| CN (1) | CN1379409A (enExample) |
| DE (1) | DE60141945D1 (enExample) |
| TW (1) | TW525164B (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4712214B2 (ja) * | 2001-04-09 | 2011-06-29 | 富士通セミコンダクター株式会社 | 半導体メモリの動作制御方法および半導体メモリ |
| JP4782302B2 (ja) * | 2001-04-18 | 2011-09-28 | 富士通セミコンダクター株式会社 | 半導体記憶装置 |
| JP4768163B2 (ja) * | 2001-08-03 | 2011-09-07 | 富士通セミコンダクター株式会社 | 半導体メモリ |
| KR100481820B1 (ko) * | 2002-09-26 | 2005-04-11 | (주)실리콘세븐 | 패러티로서 비유효한 출력 데이터를 보정하는 에스램 호한메모리와 그 구동방법 |
| CN1771565B (zh) * | 2003-08-18 | 2010-05-05 | 富士通微电子株式会社 | 半导体存储器以及半导体存储器的操作方法 |
| JP4275033B2 (ja) * | 2004-08-23 | 2009-06-10 | Necエレクトロニクス株式会社 | 半導体記憶装置とテスト回路及び方法 |
| US7492656B2 (en) * | 2006-04-28 | 2009-02-17 | Mosaid Technologies Incorporated | Dynamic random access memory with fully independent partial array refresh function |
| KR100852191B1 (ko) | 2007-02-16 | 2008-08-13 | 삼성전자주식회사 | 에러 정정 기능을 가지는 반도체 메모리 장치 및 에러 정정방법 |
| US8583987B2 (en) | 2010-11-16 | 2013-11-12 | Micron Technology, Inc. | Method and apparatus to perform concurrent read and write memory operations |
| WO2014113572A1 (en) * | 2013-01-16 | 2014-07-24 | Maxlinear, Inc. | Dynamic random access memory for communications systems |
| KR20160023274A (ko) * | 2014-08-22 | 2016-03-03 | 에스케이하이닉스 주식회사 | 메모리 장치 및 이를 포함하는 메모리 시스템 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6211977A (ja) * | 1985-07-10 | 1987-01-20 | Toshiba Corp | 画像メモリ |
| JPH0612613B2 (ja) * | 1986-03-18 | 1994-02-16 | 富士通株式会社 | 半導体記憶装置 |
| US5430681A (en) * | 1989-05-08 | 1995-07-04 | Hitachi Maxell, Ltd. | Memory cartridge and its memory control method |
| EP0424301A3 (en) * | 1989-10-18 | 1992-09-16 | International Business Machines Corporation | Overlapped data scrubbing with data refreshing |
| US6108229A (en) * | 1996-05-24 | 2000-08-22 | Shau; Jeng-Jye | High performance embedded semiconductor memory device with multiple dimension first-level bit-lines |
| JP3862333B2 (ja) * | 1996-12-10 | 2006-12-27 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
| JP2000067595A (ja) * | 1998-06-09 | 2000-03-03 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP4270707B2 (ja) * | 1999-04-09 | 2009-06-03 | 株式会社東芝 | ダイナミック型半導体記憶装置 |
-
2001
- 2001-03-29 JP JP2001096343A patent/JP4001724B2/ja not_active Expired - Fee Related
- 2001-10-26 TW TW090126620A patent/TW525164B/zh not_active IP Right Cessation
- 2001-11-20 CN CN01130510A patent/CN1379409A/zh active Pending
- 2001-11-20 DE DE60141945T patent/DE60141945D1/de not_active Expired - Lifetime
- 2001-11-20 KR KR1020010072248A patent/KR100793669B1/ko not_active Expired - Fee Related
- 2001-11-20 EP EP01309750A patent/EP1246194B1/en not_active Expired - Lifetime
- 2001-12-04 US US10/000,313 patent/US6529435B2/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3135795B2 (ja) | ダイナミック型メモリ | |
| KR102234946B1 (ko) | 워드라인 및 감지 증폭기를 제어하기 위한 장치 및 방법 | |
| KR970705810A (ko) | 개선된 메모리 구조, 장치, 시스템 및 이를 사용하는 방법(an improved memory architecture and devices, systems and methods utilizing the same) | |
| JP2002298578A5 (enExample) | ||
| JPH03212891A (ja) | 半導体記憶装置およびキャッシュシステム | |
| KR970051182A (ko) | 반도체 기억 장치 | |
| WO2006066897A1 (en) | Memory access using multiple activated memory cell rows | |
| JP2008532140A5 (enExample) | ||
| JP2018073452A5 (enExample) | ||
| JP2005532657A5 (enExample) | ||
| TW201619832A (zh) | 半導體裝置及包含該半導體裝置的記憶體系統 | |
| TWI285893B (en) | Hybrid MRAM memory array architecture | |
| JPH01128298A (ja) | 半導体記憶装置 | |
| JP2005512262A5 (enExample) | ||
| DE60143268D1 (de) | Verfahren und system zum verbergen des auffrischen | |
| KR20220169140A (ko) | 메모리 장치 및 이를 포함하는 반도체 장치 | |
| EP3716076B1 (en) | Technologies for providing high efficiency compute architecture on cross point memory for artificial intelligence operations | |
| JP4001724B2 (ja) | 半導体記憶装置 | |
| EP1055165A2 (en) | Integrated dram with high speed interleaving | |
| KR920017128A (ko) | 메모리셀 어레이 사이에 공유된 용장 워드선을 가진 다이내믹 ram 디바이스 | |
| KR20160096934A (ko) | 반도체 장치 및 그의 동작 방법 | |
| TW473713B (en) | Semiconductor memory device and method for controlling memory cell array block thereof | |
| JP2011090754A (ja) | 半導体装置 | |
| JPH10326497A (ja) | 半導体記憶装置 | |
| TW200614164A (en) | Optical data buffer access and output device |