JP2000150678A5 - - Google Patents

Download PDF

Info

Publication number
JP2000150678A5
JP2000150678A5 JP1998319415A JP31941598A JP2000150678A5 JP 2000150678 A5 JP2000150678 A5 JP 2000150678A5 JP 1998319415 A JP1998319415 A JP 1998319415A JP 31941598 A JP31941598 A JP 31941598A JP 2000150678 A5 JP2000150678 A5 JP 2000150678A5
Authority
JP
Japan
Prior art keywords
gate electrode
insulating film
gate
side wall
gate insulating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1998319415A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000150678A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP10319415A priority Critical patent/JP2000150678A/ja
Priority claimed from JP10319415A external-priority patent/JP2000150678A/ja
Priority to US09/286,421 priority patent/US6228712B1/en
Publication of JP2000150678A publication Critical patent/JP2000150678A/ja
Priority to US09/790,700 priority patent/US6452226B2/en
Publication of JP2000150678A5 publication Critical patent/JP2000150678A5/ja
Pending legal-status Critical Current

Links

JP10319415A 1998-11-10 1998-11-10 不揮発性半導体記憶装置およびその製造方法 Pending JP2000150678A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP10319415A JP2000150678A (ja) 1998-11-10 1998-11-10 不揮発性半導体記憶装置およびその製造方法
US09/286,421 US6228712B1 (en) 1998-11-10 1999-04-06 Non-volatile semiconductor memory device and manufacturing method thereof
US09/790,700 US6452226B2 (en) 1998-11-10 2001-02-23 Non-volatile semiconductor memory device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10319415A JP2000150678A (ja) 1998-11-10 1998-11-10 不揮発性半導体記憶装置およびその製造方法

Publications (2)

Publication Number Publication Date
JP2000150678A JP2000150678A (ja) 2000-05-30
JP2000150678A5 true JP2000150678A5 (enExample) 2005-12-22

Family

ID=18109947

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10319415A Pending JP2000150678A (ja) 1998-11-10 1998-11-10 不揮発性半導体記憶装置およびその製造方法

Country Status (2)

Country Link
US (2) US6228712B1 (enExample)
JP (1) JP2000150678A (enExample)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6238998B1 (en) * 1998-11-20 2001-05-29 International Business Machines Corporation Shallow trench isolation on a silicon substrate using nitrogen implant into the side wall
JP3345880B2 (ja) * 1999-06-29 2002-11-18 日本電気株式会社 不揮発性メモリセルと電界効果トランジスタとを備えた半導体装置およびその製造方法
TW552669B (en) * 2000-06-19 2003-09-11 Infineon Technologies Corp Process for etching polysilicon gate stacks with raised shallow trench isolation structures
US6569735B2 (en) * 2001-03-20 2003-05-27 Macronix International Co., Ltd. Manufacturing method for isolation on non-volatile memory
US6699777B2 (en) * 2001-10-04 2004-03-02 Micron Technology, Inc. Etch stop layer in poly-metal structures
US6677211B2 (en) * 2002-01-14 2004-01-13 Macronix International Co., Ltd. Method for eliminating polysilicon residue
JP2003258132A (ja) 2002-03-05 2003-09-12 Seiko Epson Corp 不揮発性記憶装置の製造方法
JP2004031546A (ja) * 2002-06-25 2004-01-29 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
US6841824B2 (en) 2002-09-04 2005-01-11 Infineon Technologies Ag Flash memory cell and the method of making separate sidewall oxidation
US20040209468A1 (en) * 2003-04-17 2004-10-21 Applied Materials Inc. Method for fabricating a gate structure of a field effect transistor
US6777299B1 (en) * 2003-07-07 2004-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Method for removal of a spacer
US7508075B2 (en) * 2003-08-01 2009-03-24 Micron Technology, Inc. Self-aligned poly-metal structures
US7091098B2 (en) * 2004-04-07 2006-08-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device with spacer having batch and non-batch layers
US6984563B1 (en) * 2004-07-01 2006-01-10 Fasl Llc Floating gate semiconductor component and method of manufacture
US7425482B2 (en) * 2004-10-13 2008-09-16 Magna-Chip Semiconductor, Ltd. Non-volatile memory device and method for fabricating the same
US20060102197A1 (en) * 2004-11-16 2006-05-18 Kang-Lie Chiang Post-etch treatment to remove residues
KR100684452B1 (ko) 2004-12-29 2007-02-16 동부일렉트로닉스 주식회사 플래시 메모리 소자의 유전막 식각 방법
JP4649265B2 (ja) * 2005-04-28 2011-03-09 株式会社東芝 不揮発性半導体記憶装置の製造方法
US7679130B2 (en) 2005-05-10 2010-03-16 Infineon Technologies Ag Deep trench isolation structures and methods of formation thereof
JP2007005380A (ja) * 2005-06-21 2007-01-11 Toshiba Corp 半導体装置
US20070004141A1 (en) * 2005-07-04 2007-01-04 Hynix Semiconductor Inc. Method of manufacturing flash memory device
JP2007188961A (ja) * 2006-01-11 2007-07-26 Toshiba Corp 半導体記憶装置及びその製造方法
US7535060B2 (en) * 2006-03-08 2009-05-19 Freescale Semiconductor, Inc. Charge storage structure formation in transistor with vertical channel region
JP2009231592A (ja) * 2008-03-24 2009-10-08 Nec Electronics Corp 半導体装置の製造方法
KR100981530B1 (ko) * 2008-05-26 2010-09-10 주식회사 하이닉스반도체 반도체 소자 및 이의 제조 방법
KR101085620B1 (ko) * 2009-06-25 2011-11-22 주식회사 하이닉스반도체 불휘발성 메모리 소자의 게이트 패턴 형성방법
JP5621381B2 (ja) 2010-07-28 2014-11-12 富士通セミコンダクター株式会社 半導体装置及びその製造方法
CN102420193B (zh) * 2010-09-25 2013-07-17 中芯国际集成电路制造(上海)有限公司 存储器件的制造方法
KR20120089513A (ko) 2010-12-13 2012-08-13 삼성전자주식회사 비휘발성 기억 소자 및 그 제조 방법
US8389356B2 (en) * 2011-03-10 2013-03-05 Wafertech, Llc Flash cell with floating gate transistors formed using spacer technology
KR20120120729A (ko) * 2011-04-25 2012-11-02 에스케이하이닉스 주식회사 반도체장치의 금속패턴 제조 방법
US20140306286A1 (en) * 2013-04-10 2014-10-16 International Business Machines Corporation Tapered fin field effect transistor
JP6188503B2 (ja) 2013-09-06 2017-08-30 キヤノン株式会社 記録素子基板、その製造方法、記録ヘッド及び記録装置
CN104752360B (zh) * 2013-12-30 2018-11-16 中芯国际集成电路制造(上海)有限公司 存储器件及其形成方法
CN111430357B (zh) * 2020-04-10 2023-07-04 长江存储科技有限责任公司 三维存储器的形成方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0817235B2 (ja) * 1990-08-29 1996-02-21 株式会社東芝 オフセットゲート構造トランジスタおよびその製造方法
US5342801A (en) * 1993-03-08 1994-08-30 National Semiconductor Corporation Controllable isotropic plasma etching technique for the suppression of stringers in memory cells
JP3675500B2 (ja) * 1994-09-02 2005-07-27 株式会社東芝 不揮発性半導体記憶装置
JPH08148584A (ja) 1994-11-22 1996-06-07 Mitsubishi Electric Corp 半導体装置とその製造方法
JPH10107163A (ja) 1996-09-27 1998-04-24 Hitachi Ltd 半導体集積回路装置及びその製造方法
US5973353A (en) * 1997-12-18 1999-10-26 Advanced Micro Devices, Inc. Methods and arrangements for forming a tapered floating gate in non-volatile memory semiconductor devices

Similar Documents

Publication Publication Date Title
JP2000150678A5 (enExample)
CN109768014B (zh) 存储器件及其制造方法
JP4898083B2 (ja) トレンチ隔離された半導体素子の形成方法及びそれによって形成されたトレンチ隔離された半導体素子
KR100605104B1 (ko) 핀-펫 소자 및 그 제조 방법
JP2004530300A5 (enExample)
JP2004531084A5 (enExample)
JP2013058688A (ja) 半導体装置の製造方法
JP2006504268A5 (enExample)
JP2000174242A5 (enExample)
JP2001168306A5 (enExample)
JP2008166808A (ja) 半導体素子及びその製造方法
US20070190726A1 (en) Semiconductor device and related fabrication method
JP2000277708A (ja) 半導体装置及びこれを形成する方法
JP2007027726A5 (enExample)
JP2002151665A5 (ja) 半導体集積回路装置
TW200849486A (en) Memory structure and method of making the same
CN103311251B (zh) 半导体器件及其制造方法
KR20120027944A (ko) 비휘발성 메모리 소자 및 이의 제조방법
KR100763337B1 (ko) 매립 게이트 라인을 갖는 반도체소자 및 그 제조방법
JP2002158300A5 (enExample)
JP2008263034A (ja) 半導体記憶装置の製造方法
CN103681686A (zh) 非易失性存储器件及其制造方法
JP2008205185A (ja) 半導体記憶装置の製造方法、及び半導体記憶装置
JP2000269466A5 (enExample)
TWI685954B (zh) 非揮發性記憶體結構及其製造方法