FI20041525A0 - Elektroniikka moduuli ja menetelmä sen valmistamiseksi - Google Patents
Elektroniikka moduuli ja menetelmä sen valmistamiseksiInfo
- Publication number
- FI20041525A0 FI20041525A0 FI20041525A FI20041525A FI20041525A0 FI 20041525 A0 FI20041525 A0 FI 20041525A0 FI 20041525 A FI20041525 A FI 20041525A FI 20041525 A FI20041525 A FI 20041525A FI 20041525 A0 FI20041525 A0 FI 20041525A0
- Authority
- FI
- Finland
- Prior art keywords
- contact terminals
- insulating
- material layer
- conductor structures
- component
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/188—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or attaching to a structure having a conductive layer, e.g. a metal foil, such that the terminals of the component are connected to or adjacent to the conductive layer before embedding, and by using the conductive layer, which is patterned after embedding, at least partially for connecting the component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/83132—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92144—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06524—Electrical connections formed on device or on substrate, e.g. a deposited or grown layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10507—Involving several components
- H05K2201/10515—Stacked components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/28—Web or sheet containing structurally defined element or component and having an adhesive outermost layer
- Y10T428/2804—Next to metal
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20041525A FI20041525A (fi) | 2004-11-26 | 2004-11-26 | Elektroniikkamoduuli ja menetelmä sen valmistamiseksi |
JP2007542020A JP2008522397A (ja) | 2004-11-26 | 2005-11-24 | 電子モジュール及びその製造方法 |
PCT/FI2005/000506 WO2006056648A2 (en) | 2004-11-26 | 2005-11-24 | Electronics module and method for manufacturing the same |
US11/791,547 US8547701B2 (en) | 2004-11-26 | 2005-11-24 | Electronics module and method for manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20041525A FI20041525A (fi) | 2004-11-26 | 2004-11-26 | Elektroniikkamoduuli ja menetelmä sen valmistamiseksi |
Publications (2)
Publication Number | Publication Date |
---|---|
FI20041525A0 true FI20041525A0 (fi) | 2004-11-26 |
FI20041525A FI20041525A (fi) | 2006-03-17 |
Family
ID=33515277
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FI20041525A FI20041525A (fi) | 2004-11-26 | 2004-11-26 | Elektroniikkamoduuli ja menetelmä sen valmistamiseksi |
Country Status (4)
Country | Link |
---|---|
US (1) | US8547701B2 (fi) |
JP (1) | JP2008522397A (fi) |
FI (1) | FI20041525A (fi) |
WO (1) | WO2006056648A2 (fi) |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8264085B2 (en) | 2008-05-05 | 2012-09-11 | Infineon Technologies Ag | Semiconductor device package interconnections |
US8124449B2 (en) | 2008-12-02 | 2012-02-28 | Infineon Technologies Ag | Device including a semiconductor chip and metal foils |
KR101015651B1 (ko) * | 2008-12-05 | 2011-02-22 | 삼성전기주식회사 | 칩 내장 인쇄회로기판 및 그 제조방법 |
FI20095110A0 (fi) * | 2009-02-06 | 2009-02-06 | Imbera Electronics Oy | Elektroniikkamoduuli, jossa on EMI-suoja |
TWI456715B (zh) * | 2009-06-19 | 2014-10-11 | Advanced Semiconductor Eng | 晶片封裝結構及其製造方法 |
US8390083B2 (en) | 2009-09-04 | 2013-03-05 | Analog Devices, Inc. | System with recessed sensing or processing elements |
US8569894B2 (en) | 2010-01-13 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with single sided substrate design and manufacturing methods thereof |
US8320134B2 (en) * | 2010-02-05 | 2012-11-27 | Advanced Semiconductor Engineering, Inc. | Embedded component substrate and manufacturing methods thereof |
KR101043328B1 (ko) * | 2010-03-05 | 2011-06-22 | 삼성전기주식회사 | 전자소자 내장형 인쇄회로기판 및 그 제조방법 |
TWI411075B (zh) | 2010-03-22 | 2013-10-01 | Advanced Semiconductor Eng | 半導體封裝件及其製造方法 |
US8735735B2 (en) | 2010-07-23 | 2014-05-27 | Ge Embedded Electronics Oy | Electronic module with embedded jumper conductor |
CN103097932B (zh) * | 2010-09-14 | 2015-04-15 | Fci公司 | 光学耦合设备、光学系统和组装方法 |
WO2012051340A1 (en) | 2010-10-12 | 2012-04-19 | Analog Devices, Inc. | Microphone package with embedded asic |
US8941222B2 (en) | 2010-11-11 | 2015-01-27 | Advanced Semiconductor Engineering Inc. | Wafer level semiconductor package and manufacturing methods thereof |
US9406658B2 (en) | 2010-12-17 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Embedded component device and manufacturing methods thereof |
US8487426B2 (en) | 2011-03-15 | 2013-07-16 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with embedded die and manufacturing methods thereof |
WO2012164719A1 (ja) * | 2011-06-02 | 2012-12-06 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
WO2012164720A1 (ja) * | 2011-06-02 | 2012-12-06 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
WO2014041602A1 (ja) * | 2012-09-11 | 2014-03-20 | 株式会社メイコー | 部品内蔵基板の製造方法及びこれを用いた部品内蔵基板 |
WO2014118916A1 (ja) * | 2013-01-30 | 2014-08-07 | 株式会社メイコー | 部品内蔵基板の製造方法 |
WO2015002749A1 (en) * | 2013-07-01 | 2015-01-08 | Mark Andy, Inc. | Method and apparatus for in-line solventless lamination |
CN104576883B (zh) | 2013-10-29 | 2018-11-16 | 普因特工程有限公司 | 芯片安装用阵列基板及其制造方法 |
CN105934823A (zh) | 2013-11-27 | 2016-09-07 | At&S奥地利科技与系统技术股份公司 | 印刷电路板结构 |
AT515101B1 (de) | 2013-12-12 | 2015-06-15 | Austria Tech & System Tech | Verfahren zum Einbetten einer Komponente in eine Leiterplatte |
US11523520B2 (en) * | 2014-02-27 | 2022-12-06 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for making contact with a component embedded in a printed circuit board |
US9899330B2 (en) * | 2014-10-03 | 2018-02-20 | Mc10, Inc. | Flexible electronic circuits with embedded integrated circuit die |
US9999136B2 (en) * | 2014-12-15 | 2018-06-12 | Ge Embedded Electronics Oy | Method for fabrication of an electronic module and electronic module |
US9666558B2 (en) | 2015-06-29 | 2017-05-30 | Point Engineering Co., Ltd. | Substrate for mounting a chip and chip package using the substrate |
US10743422B2 (en) | 2016-09-27 | 2020-08-11 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Embedding a component in a core on conductive foil |
CN108347820B (zh) * | 2017-01-25 | 2020-09-15 | 奥特斯(中国)有限公司 | 容纳部件的基底结构上的高导热涂层 |
US11289468B2 (en) * | 2019-06-12 | 2022-03-29 | Hongqisheng Precision Electronics (Qinhuangdao) Co., Ltd. | Package structure and method for manufacturing the same |
Family Cites Families (98)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57195832U (fi) * | 1981-06-08 | 1982-12-11 | ||
US4752499A (en) * | 1985-05-16 | 1988-06-21 | Ibiden Co. Ltd. | Adhesive for electroless plating and method of preparation of circuit board using this adhesive |
FR2599893B1 (fr) | 1986-05-23 | 1996-08-02 | Ricoh Kk | Procede de montage d'un module electronique sur un substrat et carte a circuit integre |
US4783695A (en) | 1986-09-26 | 1988-11-08 | General Electric Company | Multichip integrated circuit packaging configuration and method |
US4918811A (en) | 1986-09-26 | 1990-04-24 | General Electric Company | Multichip integrated circuit packaging method |
KR910004797B1 (ko) * | 1987-04-08 | 1991-07-13 | 가시오 게이상기 가부시기가이샤 | 소형 전자기기 및 그 제조방법 |
US5014114A (en) * | 1988-09-30 | 1991-05-07 | Harris Corporation | High speed, high density semiconductor memory package with chip level repairability |
KR960000980B1 (ko) * | 1990-03-27 | 1996-01-15 | 가부시기가이샤 히다찌 세이사꾸쇼 | 무전해도금용 기재 접착제, 이 접착제를 사용한 프린트 회로판 및 이의 용도 |
US5241456A (en) * | 1990-07-02 | 1993-08-31 | General Electric Company | Compact high density interconnect structure |
JP3086332B2 (ja) * | 1992-06-08 | 2000-09-11 | 日本シイエムケイ株式会社 | 多層プリント配線板の製造方法 |
US5707730A (en) * | 1993-12-20 | 1998-01-13 | Tomoegawa Paper Co. Ltd. | Adhesive for semiconductor device and reinforcing material using the same |
US5426263A (en) | 1993-12-23 | 1995-06-20 | Motorola, Inc. | Electronic assembly having a double-sided leadless component |
JPH07273275A (ja) * | 1994-03-29 | 1995-10-20 | Toshiba Corp | 半導体装置 |
US5593606A (en) * | 1994-07-18 | 1997-01-14 | Electro Scientific Industries, Inc. | Ultraviolet laser system and method for forming vias in multi-layered targets |
JPH08167630A (ja) * | 1994-12-15 | 1996-06-25 | Hitachi Ltd | チップ接続構造 |
JP3381447B2 (ja) * | 1995-03-28 | 2003-02-24 | セイコーエプソン株式会社 | 半導体装置 |
JP3176542B2 (ja) * | 1995-10-25 | 2001-06-18 | シャープ株式会社 | 半導体装置及びその製造方法 |
US5567657A (en) | 1995-12-04 | 1996-10-22 | General Electric Company | Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers |
US6007920A (en) * | 1996-01-22 | 1999-12-28 | Texas Instruments Japan, Ltd. | Wafer dicing/bonding sheet and process for producing semiconductor device |
US5841193A (en) * | 1996-05-20 | 1998-11-24 | Epic Technologies, Inc. | Single chip modules, repairable multichip modules, and methods of fabrication thereof |
US6037661A (en) * | 1996-12-20 | 2000-03-14 | International Business Machines | Multichip module |
JPH10199912A (ja) * | 1997-01-16 | 1998-07-31 | Hitachi Ltd | 半導体装置 |
JP3638750B2 (ja) * | 1997-03-25 | 2005-04-13 | 株式会社ルネサステクノロジ | 半導体装置 |
US6462148B1 (en) * | 1997-04-07 | 2002-10-08 | Hitachi Chemical Co., Ltd. | Adhesive film of quinoline polymer and bismaleimide |
JP3678547B2 (ja) * | 1997-07-24 | 2005-08-03 | ソニーケミカル株式会社 | 多層異方導電性接着剤およびその製造方法 |
JP3173439B2 (ja) * | 1997-10-14 | 2001-06-04 | 松下電器産業株式会社 | セラミック多層基板及びその製造方法 |
DE69832944T2 (de) * | 1997-10-29 | 2006-10-26 | Hitachi Chemical Co., Ltd. | Siloxanmodifizierte Polyamidharzzusammensetzung, Klebefilme, Klebefolie und Halbleiterbauelement |
US6156484A (en) * | 1997-11-07 | 2000-12-05 | International Business Machines Corporation | Gray scale etching for thin flexible interposer |
US6343019B1 (en) | 1997-12-22 | 2002-01-29 | Micron Technology, Inc. | Apparatus and method of stacking die on a substrate |
JP3939429B2 (ja) * | 1998-04-02 | 2007-07-04 | 沖電気工業株式会社 | 半導体装置 |
GB9811328D0 (en) * | 1998-05-27 | 1998-07-22 | Exitech Ltd | The use of mid-infrared lasers for drilling microvia holes in printed circuit (wiring) boards and other electrical circuit interconnection packages |
MY144573A (en) * | 1998-09-14 | 2011-10-14 | Ibiden Co Ltd | Printed circuit board and method for its production |
JP2000100985A (ja) * | 1998-09-17 | 2000-04-07 | Nitto Denko Corp | 半導体素子実装用基板およびその製造方法と用途 |
US6246587B1 (en) * | 1998-12-03 | 2001-06-12 | Intermedics Inc. | Surface mounted device with grooves on a termination lead and methods of assembly |
US6410415B1 (en) * | 1999-03-23 | 2002-06-25 | Polymer Flip Chip Corporation | Flip chip mounting technique |
MXPA01009619A (es) * | 1999-03-23 | 2003-06-24 | Circuit Foil Luxembourg Trading Sarl | Metodo para fabricar un tablero de circuito impreso de capa multiple y una hoja metalica de material mixto para utilizarse en el mismo. |
JP3575001B2 (ja) * | 1999-05-07 | 2004-10-06 | アムコー テクノロジー コリア インコーポレーティド | 半導体パッケージ及びその製造方法 |
US6376769B1 (en) * | 1999-05-18 | 2002-04-23 | Amerasia International Technology, Inc. | High-density electronic package, and method for making same |
EP1194022B1 (en) * | 1999-06-02 | 2006-11-02 | Ibiden Co., Ltd. | Multilayer printed wiring board and method of manufacturing multilayer printed wiring board |
JP2001049228A (ja) * | 1999-08-12 | 2001-02-20 | Sony Chem Corp | 低温硬化型接着剤及びこれを用いた異方導電性接着フィルム |
JP2001189403A (ja) | 1999-10-22 | 2001-07-10 | Ibi Tech Co Ltd | 配線基板 |
US6573584B1 (en) * | 1999-10-29 | 2003-06-03 | Kyocera Corporation | Thin film electronic device and circuit board mounting the same |
JP2001127244A (ja) * | 1999-11-01 | 2001-05-11 | Nec Corp | マルチチップ半導体装置およびその製造方法 |
TW429494B (en) * | 1999-11-08 | 2001-04-11 | Siliconware Precision Industries Co Ltd | Quad flat non-leaded package |
US6444922B1 (en) * | 1999-11-18 | 2002-09-03 | Nortel Networks Limited | Zero cross-talk signal line design |
JP3451373B2 (ja) * | 1999-11-24 | 2003-09-29 | オムロン株式会社 | 電磁波読み取り可能なデータキャリアの製造方法 |
US6538210B2 (en) | 1999-12-20 | 2003-03-25 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module, radio device having the same, and method for producing the same |
KR100890534B1 (ko) | 2000-02-25 | 2009-03-27 | 이비덴 가부시키가이샤 | 다층프린트배선판 및 다층프린트배선판의 제조방법 |
JP2001267726A (ja) * | 2000-03-22 | 2001-09-28 | Toyota Autom Loom Works Ltd | 配線基板の電解メッキ方法及び配線基板の電解メッキ装置 |
WO2001074962A1 (en) * | 2000-03-31 | 2001-10-11 | Hitachi Chemical Co., Ltd. | Adhesive composition, method for preparing the same, adhesive film using the same, substrate for carrying semiconductor and semiconductor device |
US6384473B1 (en) * | 2000-05-16 | 2002-05-07 | Sandia Corporation | Microelectronic device package with an integral window |
US6309912B1 (en) | 2000-06-20 | 2001-10-30 | Motorola, Inc. | Method of interconnecting an embedded integrated circuit |
US6569491B1 (en) * | 2000-08-09 | 2003-05-27 | Enthone Inc. | Platable dielectric materials for microvia technology |
US6734534B1 (en) | 2000-08-16 | 2004-05-11 | Intel Corporation | Microelectronic substrate with integrated devices |
US20020020898A1 (en) | 2000-08-16 | 2002-02-21 | Vu Quat T. | Microelectronic substrates with integrated devices |
US6587008B2 (en) * | 2000-09-22 | 2003-07-01 | Kyocera Corporation | Piezoelectric oscillator and a method for manufacturing the same |
CN100539106C (zh) | 2000-09-25 | 2009-09-09 | 揖斐电株式会社 | 半导体元件及其制造方法、多层印刷布线板及其制造方法 |
AU2001281127A1 (en) | 2000-09-27 | 2002-04-08 | Advanced Micro Devices Inc. | Fault detection method and apparatus using multiple dimension measurements |
US6885106B1 (en) * | 2001-01-11 | 2005-04-26 | Tessera, Inc. | Stacked microelectronic assemblies and methods of making same |
JP2002208656A (ja) * | 2001-01-11 | 2002-07-26 | Mitsubishi Electric Corp | 半導体装置 |
TW511415B (en) * | 2001-01-19 | 2002-11-21 | Matsushita Electric Ind Co Ltd | Component built-in module and its manufacturing method |
US6706553B2 (en) | 2001-03-26 | 2004-03-16 | Intel Corporation | Dispensing process for fabrication of microelectronic packages |
US6744121B2 (en) * | 2001-04-19 | 2004-06-01 | Walton Advanced Electronics Ltd | Multi-chip package |
US6900528B2 (en) * | 2001-06-21 | 2005-05-31 | Micron Technology, Inc. | Stacked mass storage flash memory package |
US6881318B2 (en) * | 2001-07-26 | 2005-04-19 | Applied Materials, Inc. | Dynamic pulse plating for high aspect ratio features |
US6847105B2 (en) * | 2001-09-21 | 2005-01-25 | Micron Technology, Inc. | Bumping technology in stacked die configurations |
TWI312166B (en) * | 2001-09-28 | 2009-07-11 | Toppan Printing Co Ltd | Multi-layer circuit board, integrated circuit package, and manufacturing method for multi-layer circuit board |
KR100447869B1 (ko) * | 2001-12-27 | 2004-09-08 | 삼성전자주식회사 | 다핀 적층 반도체 칩 패키지 및 이에 사용되는 리드 프레임 |
US20030134451A1 (en) * | 2002-01-14 | 2003-07-17 | Picta Technology, Inc. | Structure and process for packaging back-to-back chips |
TW200302685A (en) | 2002-01-23 | 2003-08-01 | Matsushita Electric Ind Co Ltd | Circuit component built-in module and method of manufacturing the same |
US7038142B2 (en) * | 2002-01-24 | 2006-05-02 | Fujitsu Limited | Circuit board and method for fabricating the same, and electronic device |
CN100550355C (zh) * | 2002-02-06 | 2009-10-14 | 揖斐电株式会社 | 半导体芯片安装用基板及其制造方法和半导体模块 |
TW200306770A (en) * | 2002-02-22 | 2003-11-16 | Fujikura Ltd | Multilayer wiring board, base for multilayer wiring board, printed wiring board, and its manufacturing method |
KR100559153B1 (ko) * | 2002-02-28 | 2006-03-10 | 히다치 가세고교 가부시끼가이샤 | 전극의 접속방법, 그것에 사용되는 표면처리 배선판 및접착필름 및 전극의 접속구조 |
US6806559B2 (en) * | 2002-04-22 | 2004-10-19 | Irvine Sensors Corporation | Method and apparatus for connecting vertically stacked integrated circuit chips |
TWI234253B (en) * | 2002-05-31 | 2005-06-11 | Fujitsu Ltd | Semiconductor device and manufacturing method thereof |
AU2003253227A1 (en) * | 2002-06-19 | 2004-01-06 | Sten Bjorsell | Electronics circuit manufacture |
KR100470897B1 (ko) * | 2002-07-19 | 2005-03-10 | 삼성전자주식회사 | 듀얼 다이 패키지 제조 방법 |
TWI290365B (en) * | 2002-10-15 | 2007-11-21 | United Test Ct Inc | Stacked flip-chip package |
JP2004140037A (ja) * | 2002-10-15 | 2004-05-13 | Oki Electric Ind Co Ltd | 半導体装置、及びその製造方法 |
JP3649239B2 (ja) * | 2002-10-28 | 2005-05-18 | Jsr株式会社 | シート状コネクターの製造方法 |
JP3625815B2 (ja) * | 2002-11-12 | 2005-03-02 | 沖電気工業株式会社 | 半導体装置とその製造方法 |
JP3819851B2 (ja) * | 2003-01-29 | 2006-09-13 | 松下電器産業株式会社 | 半導体装置およびその製造方法 |
US6921860B2 (en) * | 2003-03-18 | 2005-07-26 | Micron Technology, Inc. | Microelectronic component assemblies having exposed contacts |
JP2004303884A (ja) * | 2003-03-31 | 2004-10-28 | Seiko Epson Corp | 三次元実装モジュールの製造方法とその方法で得られる三次元実装モジュール |
FI115601B (fi) * | 2003-04-01 | 2005-05-31 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi ja elektroniikkamoduuli |
JP2004335641A (ja) * | 2003-05-06 | 2004-11-25 | Canon Inc | 半導体素子内蔵基板の製造方法 |
JP4705748B2 (ja) * | 2003-05-30 | 2011-06-22 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
CN1577819A (zh) * | 2003-07-09 | 2005-02-09 | 松下电器产业株式会社 | 带内置电子部件的电路板及其制造方法 |
US6972382B2 (en) * | 2003-07-24 | 2005-12-06 | Motorola, Inc. | Inverted microvia structure and method of manufacture |
US6897125B2 (en) * | 2003-09-17 | 2005-05-24 | Intel Corporation | Methods of forming backside connections on a wafer stack |
JP4082322B2 (ja) * | 2003-09-18 | 2008-04-30 | 松下電器産業株式会社 | 回路基板の製造方法および回路基板 |
JP3695458B2 (ja) * | 2003-09-30 | 2005-09-14 | セイコーエプソン株式会社 | 半導体装置、回路基板並びに電子機器 |
US7402758B2 (en) * | 2003-10-09 | 2008-07-22 | Qualcomm Incorporated | Telescoping blind via in three-layer core |
KR100586698B1 (ko) * | 2003-12-23 | 2006-06-08 | 삼성전자주식회사 | 수직 실장된 반도체 칩 패키지를 갖는 반도체 모듈 |
US20050163966A1 (en) * | 2004-01-23 | 2005-07-28 | Chengalva Mahesh K. | Surface mounting of components |
KR100511926B1 (ko) * | 2004-04-29 | 2005-09-02 | 주식회사 하이닉스반도체 | 반도체 칩 패키지 및 이의 제조 방법 |
US7097462B2 (en) * | 2004-06-29 | 2006-08-29 | Intel Corporation | Patch substrate for external connection |
-
2004
- 2004-11-26 FI FI20041525A patent/FI20041525A/fi unknown
-
2005
- 2005-11-24 WO PCT/FI2005/000506 patent/WO2006056648A2/en active Application Filing
- 2005-11-24 US US11/791,547 patent/US8547701B2/en active Active
- 2005-11-24 JP JP2007542020A patent/JP2008522397A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
WO2006056648A2 (en) | 2006-06-01 |
FI20041525A (fi) | 2006-03-17 |
WO2006056648A3 (en) | 2006-08-31 |
JP2008522397A (ja) | 2008-06-26 |
US20080094805A1 (en) | 2008-04-24 |
US8547701B2 (en) | 2013-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FI20041525A0 (fi) | Elektroniikka moduuli ja menetelmä sen valmistamiseksi | |
BRPI0408964A (pt) | método para fabricar um módulo eletrÈnico e módulo eletrÈnico | |
GB2429848A (en) | Electronics module and method for manufacturing the same | |
TWI266394B (en) | Semiconductor device and method of fabricating the same | |
TWI260056B (en) | Module structure having an embedded chip | |
WO2007004115A3 (en) | Organic electronic device and method for manufacture thereof | |
DE502008000072D1 (de) | Schaltungsanordnung mit Verbindungseinrichtung sowie Herstellungsverfahren hierzu | |
FI20020190A0 (fi) | Menetelmõ komponentin upottamiseksi alustaan ja kontaktin muodostamiseksi | |
GB2488265A (en) | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same | |
EP1951015A4 (en) | PRINTED CIRCUIT BOARD AND METHOD FOR MANUFACTURING PRINTED CIRCUIT BOARD | |
TW200733022A (en) | Emissive device and electronic apparatus | |
TW200742249A (en) | Semiconductor device, manufacturing method for semiconductor device, electronic component, circuit substrate, and electronic apparatus | |
TW200745308A (en) | Circuit connecting adhesive film, circuit member connecting structure and circuit member connecting method | |
TW200620502A (en) | Semiconductor device, circuit board, electro-optic device, electronic device | |
TW200644202A (en) | Method of manufacturing flexible circuit substrate | |
TW200717887A (en) | Thermoelectric device and method for fabricating the same and chip and electronic device | |
ATE438924T1 (de) | Leistungshalbleitermodul | |
TW200736781A (en) | Pressure sensitive electrochromic device and method of fabricating the same | |
MY143173A (en) | Compact power semiconductor module having a connecting device | |
TW200607083A (en) | Display device and method of manufacturing the same | |
TW200629998A (en) | Printed circuit board and forming method thereof | |
TW200511534A (en) | Tape circuit substrate and semiconductor chip package using the same | |
EP1699277A4 (en) | CERAMIC MULTILAYER SUBSTRATE | |
DK1393605T3 (da) | Printplade med mindst én elektronisk komponent | |
TWI267173B (en) | Circuit device and method for manufacturing thereof |