ES8202178A1 - Una formacion de memoria electronica de circuito integrado - Google Patents

Una formacion de memoria electronica de circuito integrado

Info

Publication number
ES8202178A1
ES8202178A1 ES498133A ES498133A ES8202178A1 ES 8202178 A1 ES8202178 A1 ES 8202178A1 ES 498133 A ES498133 A ES 498133A ES 498133 A ES498133 A ES 498133A ES 8202178 A1 ES8202178 A1 ES 8202178A1
Authority
ES
Spain
Prior art keywords
memory cells
region
bit line
memory
memory cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES498133A
Other languages
English (en)
Other versions
ES498133A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES8202178A1 publication Critical patent/ES8202178A1/es
Publication of ES498133A0 publication Critical patent/ES498133A0/es
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

MEMORIA ELECTRONICA PARA CIRCUITO INTEGRADO QUE TIENE UNA PLURALIDAD DE CELDAS DE MEMORIA. CADA UNA DE LAS CELDAS DE MEMORIA COMPRENDE UN ELECTRODO DE CONTROL (G10) PARA CONTROLAR LA TRANSFERENCIA DE INFORMACION BINARIA, UNA REGION DE ALMACENAMIENTO DE DATOS Y UNA PLURALIDAD DE LINEAS PARA EL CONTACTO ELECTRONICO Y PARA LAS FUNCIONES DE MEMORIA ENTRE LOS ELEMENTOS DEL CIRCUITO INTEGRADO. OFRECE VARIANTES DE FORMA Y REALIZACION.
ES498133A 1979-12-26 1980-12-24 Una formacion de memoria electronica de circuito integrado Granted ES498133A0 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/106,641 US4319342A (en) 1979-12-26 1979-12-26 One device field effect transistor (FET) AC stable random access memory (RAM) array

Publications (2)

Publication Number Publication Date
ES8202178A1 true ES8202178A1 (es) 1982-01-01
ES498133A0 ES498133A0 (es) 1982-01-01

Family

ID=22312496

Family Applications (1)

Application Number Title Priority Date Filing Date
ES498133A Granted ES498133A0 (es) 1979-12-26 1980-12-24 Una formacion de memoria electronica de circuito integrado

Country Status (8)

Country Link
US (1) US4319342A (es)
EP (1) EP0031490B1 (es)
JP (1) JPS5826830B2 (es)
AU (1) AU537761B2 (es)
BR (1) BR8008519A (es)
CA (1) CA1163714A (es)
DE (1) DE3072030D1 (es)
ES (1) ES498133A0 (es)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4827448A (en) * 1976-09-13 1989-05-02 Texas Instruments Incorporated Random access memory cell with implanted capacitor region
DE2926417A1 (de) * 1979-06-29 1981-01-22 Siemens Ag Dynamische halbleiterspeicherzelle und verfahren zu ihrer herstellung
US4423490A (en) * 1980-10-27 1983-12-27 Burroughs Corporation JFET Dynamic memory
JPS6059677B2 (ja) * 1981-08-19 1985-12-26 富士通株式会社 半導体記憶装置
US4493056A (en) * 1982-06-30 1985-01-08 International Business Machines Corporation RAM Utilizing offset contact regions for increased storage capacitance
JPS594159A (ja) * 1982-06-30 1984-01-10 Mitsubishi Electric Corp 半導体集積回路
JPS59155955A (ja) * 1983-02-25 1984-09-05 Mitsubishi Electric Corp 半導体記憶装置
JPS59154025U (ja) * 1983-04-04 1984-10-16 ヤンマー農機株式会社 脱穀機の選別装置
JPS59178040U (ja) * 1983-05-17 1984-11-28 ヤンマー農機株式会社 脱穀装置
JPS60109249A (ja) * 1983-11-18 1985-06-14 Hitachi Micro Comput Eng Ltd 多層配線部材
DE3572422D1 (en) * 1984-06-14 1989-09-21 Ibm Dynamic ram cell
US5170234A (en) * 1984-07-03 1992-12-08 Texas Instruments Incorporated High density dynamic RAM with trench capacitor
US4721987A (en) * 1984-07-03 1988-01-26 Texas Instruments Incorporated Trench capacitor process for high density dynamic RAM
USRE33261E (en) * 1984-07-03 1990-07-10 Texas Instruments, Incorporated Trench capacitor for high density dynamic RAM
US5208657A (en) * 1984-08-31 1993-05-04 Texas Instruments Incorporated DRAM Cell with trench capacitor and vertical channel in substrate
US4824793A (en) * 1984-09-27 1989-04-25 Texas Instruments Incorporated Method of making DRAM cell with trench capacitor
US4682201A (en) * 1984-10-19 1987-07-21 California Devices, Inc. Gate array cell
JPH0666442B2 (ja) * 1985-03-08 1994-08-24 三菱電機株式会社 半導体メモリ装置
US5102817A (en) * 1985-03-21 1992-04-07 Texas Instruments Incorporated Vertical DRAM cell and method
JPH0831578B2 (ja) * 1986-06-19 1996-03-27 日本電気株式会社 マスタ−スライス方式のゲ−トアレ−半導体集積回路装置
US4829017A (en) * 1986-09-25 1989-05-09 Texas Instruments Incorporated Method for lubricating a high capacity dram cell
JPS6387763A (ja) * 1987-08-13 1988-04-19 Nec Corp 半導体集積回路メモリ
US5109259A (en) * 1987-09-22 1992-04-28 Texas Instruments Incorporated Multiple DRAM cells in a trench
US5225363A (en) * 1988-06-28 1993-07-06 Texas Instruments Incorporated Trench capacitor DRAM cell and method of manufacture
US5105245A (en) * 1988-06-28 1992-04-14 Texas Instruments Incorporated Trench capacitor DRAM cell with diffused bit lines adjacent to a trench
JP2681285B2 (ja) * 1988-09-19 1997-11-26 富士通株式会社 半導体記憶装置
JPH07109878B2 (ja) * 1988-11-16 1995-11-22 株式会社東芝 半導体記憶装置
JP2974252B2 (ja) * 1989-08-19 1999-11-10 富士通株式会社 半導体記憶装置
KR920007358B1 (ko) * 1990-03-28 1992-08-31 금성일렉트론 주식회사 고집적 메모리 셀 및 코아 어레이 구조
JP2564695B2 (ja) * 1990-09-14 1996-12-18 富士通株式会社 半導体記憶装置
JP3302796B2 (ja) * 1992-09-22 2002-07-15 株式会社東芝 半導体記憶装置
US5485572A (en) * 1994-04-26 1996-01-16 Unisys Corporation Response stack state validation check
US6903437B1 (en) * 2004-01-07 2005-06-07 Micron Technology, Inc. Semiconductor devices, capacitor antifuses, dynamic random access memories, and cell plate bias connection methods
US7977661B2 (en) * 2007-06-07 2011-07-12 Qimonda Ag Memory having shared storage material
US7821039B2 (en) * 2008-06-23 2010-10-26 Taiwan Semiconductor Manufacturing Company, Ltd. Layout architecture for improving circuit performance

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3387286A (en) * 1967-07-14 1968-06-04 Ibm Field-effect transistor memory
JPS5539073B2 (es) * 1974-12-25 1980-10-08
JPS5853512B2 (ja) * 1976-02-13 1983-11-29 株式会社東芝 半導体記憶装置の製造方法
US4103347A (en) * 1976-10-29 1978-07-25 Texas Instruments Incorporated Zig-zag sps ccd memory
DE2743619A1 (de) * 1977-09-28 1979-03-29 Siemens Ag Halbleiter-speicherelement und verfahren zu seiner herstellung
US4219834A (en) * 1977-11-11 1980-08-26 International Business Machines Corporation One-device monolithic random access memory and method of fabricating same

Also Published As

Publication number Publication date
EP0031490A2 (en) 1981-07-08
EP0031490B1 (en) 1987-09-16
BR8008519A (pt) 1981-07-21
AU537761B2 (en) 1984-07-12
JPS5694769A (en) 1981-07-31
ES498133A0 (es) 1982-01-01
CA1163714A (en) 1984-03-13
EP0031490A3 (en) 1983-05-25
DE3072030D1 (en) 1987-10-22
JPS5826830B2 (ja) 1983-06-06
US4319342A (en) 1982-03-09
AU6410280A (en) 1981-08-20

Similar Documents

Publication Publication Date Title
ES8202178A1 (es) Una formacion de memoria electronica de circuito integrado
US4651183A (en) High density one device memory cell arrays
KR970067772A (ko) 반도체 기억장치
KR910005307A (ko) 비트라인 접촉영역과 스토레이지 캐패시터 접촉영역을 갖는 반도체 메모리 장치
KR890016573A (ko) 반도체기억장치
US3720922A (en) Charge coupled memory
KR940022851A (ko) 반도체 장치
CA1270328C (en) SEMICONDUCTOR MEMORY WITH TWIN CAPACITOR TYPE CELLS
KR920003517A (ko) 비트 라인에 대해 경사지게 배열된 메모리 매트릭스를 갖고 있는 반도체 메모리 디바이스
KR850006983A (ko) 반도체 메모리 장치
KR890003299B1 (en) Semiconductor ic device
KR850006982A (ko) 반도체 메모리 장치
GB1535615A (en) Semiconductor devices
KR920010652A (ko) 비 휘발성 반도체 기억장치
KR930022561A (ko) 반도체 기억장치
DE3266431D1 (en) Image-pick up and read out apparatus
KR870006573A (ko) Cm0s-게이트 배열
KR910019054A (ko) 랜덤 악세스 메모리 소자
US5182727A (en) Array layout structure for implementing large high-density address decoders for gate array memories
KR930010988A (ko) 반도체 메모리 셀
KR860004408A (ko) 반도체 메모리 장치
KR870003508A (ko) 프로그래머블 반도체 리드 온리 메모리 장치
KR980006297A (ko) 다중 레벨 도전체 워드라인 스트래핑 방법
KR910001767A (ko) 반도체 기억장치
JPS55150267A (en) Semiconductor memory cell