EP3640993A1 - Couche, élément multiniveaux, procédé de fabrication d'un élément multiniveaux et procédé de commande d'un élément multiniveaux - Google Patents

Couche, élément multiniveaux, procédé de fabrication d'un élément multiniveaux et procédé de commande d'un élément multiniveaux Download PDF

Info

Publication number
EP3640993A1
EP3640993A1 EP18213783.6A EP18213783A EP3640993A1 EP 3640993 A1 EP3640993 A1 EP 3640993A1 EP 18213783 A EP18213783 A EP 18213783A EP 3640993 A1 EP3640993 A1 EP 3640993A1
Authority
EP
European Patent Office
Prior art keywords
active layer
gate voltage
voltage range
gate electrode
states
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP18213783.6A
Other languages
German (de)
English (en)
Inventor
Myung Mo Sung
Jin Seon Park
Hong Bum Kim
Jin Won Jung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Industry University Cooperation Foundation IUCF HYU
Original Assignee
Industry University Cooperation Foundation IUCF HYU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Industry University Cooperation Foundation IUCF HYU filed Critical Industry University Cooperation Foundation IUCF HYU
Priority claimed from PCT/KR2018/012365 external-priority patent/WO2019078651A1/fr
Publication of EP3640993A1 publication Critical patent/EP3640993A1/fr
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7391—Gated diode structures
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y30/00—Nanotechnology for materials or surface science, e.g. nanocomposites
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/122—Single quantum well structures
    • H01L29/127—Quantum box structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/15—Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
    • H01L29/151—Compositional structures
    • H01L29/152—Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/22—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIBVI compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/22—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIBVI compounds
    • H01L29/2206—Amorphous materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66977—Quantum effect devices, e.g. using quantum reflection, diffraction or interference effects, i.e. Bragg- or Aharonov-Bohm effects
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/737—Hetero-junction transistors
    • H01L29/7371—Vertical transistors
    • H01L29/7376—Resonant tunnelling transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/7613—Single electron transistors; Coulomb blockade devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H01L29/78693—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate the semiconducting oxide being amorphous
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/484—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions
    • H10K10/486—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions the channel region comprising two or more active layers, e.g. forming pn heterojunctions

Definitions

  • the present invention relates to a layer, a multilevel element, a method for fabricating a multilevel element, and a method for driving a multilevel element.
  • Multilevel elements that have been previously studied include single-electron transistors (SETs) and resonant-tunneling transistors (RTTs).
  • SETs single-electron transistors
  • RTTs resonant-tunneling transistors
  • multilevel characteristics are mainly observed only at a very low temperature, complicated fabrication processes are required, and integration for circuit implementation is difficult, which makes it difficult to realize the technology.
  • the present inventors have invented a layer which exhibits excellent multilevel characteristics while being formed through an easy and simple process, a multilevel element comprising the layer, a method for fabricating a multilevel element, and a method for driving a multilevel element.
  • Another object of the present invention is to provide a layer having quantized conduction states in energy higher than the mobility edge.
  • Still another object of the present invention is to provide a layer having discrete conduction state depending on the energy level of electrons in the conduction band.
  • Still another object of the present invention is to provide a layer in which resonance energy matching between crystalline regions and amorphous regions occurs.
  • Still another object of the present invention is to provide a multilevel element having multilevel conduction characteristics, a method for fabricating the same, and a method for driving the same.
  • Still another object of the present invention is to provide a fabrication method which may be performed through a low-temperature process.
  • Still another object of the present invention is to provide a fabrication method which can easily control thickness.
  • objects which are to be achieved by the present invention are not limited to the above-mentioned objects.
  • a layer according to one embodiment of the present invention may exhibit a first number of electron states in a low-level electron energy range in a conduction band, and exhibit a second number of electron states in a high-level electron energy range higher than the low-level electron energy level in the conduction band, wherein localized states may exist between the low-level electron energy range and the high-level electron energy level.
  • the number of electron states in localized states in the conduction band may be 0.
  • a maximum electron energy value in the low-level electron energy range may be smaller than a minimum electron energy value in the high-level electron energy value.
  • the first number of electron states may have a normal distribution with respect to an electron energy value at which the number of electron states in the low-level electron energy range is maximal.
  • the maximum value of the first number of electron states in the low-level electron energy level may be smaller than the minimum value of the second number of electron states in the high-level electron energy range.
  • conduction states may exist in the low-level electron energy range and the high-level electron energy level.
  • a mobility edge which is the lowest energy state in which electrons are capable of existing, exists in the conduction band, and the low-level electron energy range and the high-level electron energy range may have higher energy values than the mobility edge.
  • a curve of the first number of electron states in the low-level electron energy range and a curve of the second number of electron states in the high-level electron energy range may be discontinuous with each other.
  • a layer according to one embodiment of the present invention may comprise an amorphous region and a plurality of crystalline regions surrounded by the amorphous region, wherein quantized conduction states may be provided by resonant matching between any first energy state among first energy states of the amorphous region and any second energy state among second energy states of the crystalline regions.
  • each of the crystalline regions may have a nanometer size.
  • the crystalline regions may exhibit a quantum confinement effect.
  • the quantum confinement effect of the crystalline regions may be exhibited in a triaxial direction.
  • the quantized conduction states may be provided at higher electron energy than a mobility edge which is the lowest energy state in which electrons are capable of existing in the conduction band.
  • the plurality of crystalline regions may be randomly distributed in the amorphous region and two-dimensionally arranged.
  • the quantized conduction states may exist in a predetermined energy range.
  • localized states may exist in a higher electron energy range than the predetermined electron energy range.
  • conduction states may exist in a higher electron energy range than an electron energy range corresponding to the non-conduction states.
  • the number of the first energy states may be larger than the number of the second energy states.
  • the resonant matching may provide a number of quantized electron states in a higher energy range than the mobility edge in terms of the density of states (DOS).
  • DOS density of states
  • the resonant matching may provide at least two discrete electron states in a higher energy range than the mobility edge in terms of the density of states (DOS).
  • DOS density of states
  • the quantized conduction states allow limited carrier movement in a predetermined energy range.
  • a multilevel element may comprise: a gate electrode; a first active layer formed over one side of the gate electrode; a second active layer formed over one side of the first active layer; source and drain electrodes; and a barrier layer configured to separate the first active layer from the second active layer, wherein the number of active layers, in which a channel is formed, including the first and second active layers, may be controlled according to the magnitude of a gate voltage which is applied to the gate electrode.
  • the distance between the first active layer and the gate electrode may be shorter than the distance between the second active layer and the gate electrode.
  • the first active layer, the barrier layer and the second active layer may be sequentially deposited.
  • the gate electrode may be divided into a first gate voltage range, a second gate voltage range and a third gate voltage range, wherein the first, second and third gate voltage ranges may occur in the order in which the gate voltage increases.
  • the first active layer when the gate voltage in the first gate voltage range is applied to the gate electrode, only the first active layer may be activated, and when the gate voltage in the third gate voltage range is applied to the gate electrode, the first and second active layers may be activated.
  • the gate electrode in the second gate voltage range when the gate electrode in the second gate voltage range is applied to the gate electrode, only the first active layer may be activated, and an increase in the magnitude of current flowing through the first active layer, which results from an increase in the gate voltage in the second gate voltage range, may be greater than an increase in the magnitude of current flowing through the first active layer, which results from an increase in the gate voltage in the first gate voltage range.
  • the amount of current flowing through the first active layer may be constant even when the gate voltage in the second gate voltage range increases.
  • the first active layer may be in a saturation state in the second gate voltage range.
  • the barrier layer comprises a first barrier layer provided between the first and second active layers, and a third barrier layer provided on the second active layer, wherein the source and drain electrodes may be in contact with the third barrier layer.
  • a field which is applied from the gate electrode to the second active layer may be shielded by a current flowing through the first active layer.
  • the source and drain electrodes may be in contact with only one of the first and second active layers.
  • the source and drain electrodes may not be in contact with the first and second active layers.
  • the multilevel element may further comprise a barrier layer between the gate electrode and the first active layer, wherein the barrier layer between the gate electrode and the first active layer, the first active layer, and the barrier layer configured to separate the first active layer from the second active layer, may form a quantum well.
  • At least one of the first and second active layer may exhibit a first number of electron states in a low-level electron energy range in a conduction band, and exhibits a second number of electron states in a high-level electron energy range higher than the low-level electron energy level in the conduction band, wherein localized states may exist between the low-level electron energy range and the high-level electron energy level.
  • the first number of electron states may have a normal distribution with respect to an electron energy value at which the number of electron states in the low-level electron energy range is maximal.
  • At least one of the first and second active layer may comprise an amorphous region and a plurality of crystalline regions surrounded by the amorphous region, wherein quantized conduction states may be provided by matching between any first energy state among first energy states of the amorphous region and any second energy state among second energy states of the crystalline regions.
  • the quantized conduction states may allow limited current flow between the source and drain electrodes, when the gate voltage which is applied to the gate electrode in a predetermined voltage range.
  • a method of fabricating a multilevel element may comprise the steps of: forming a first active layer over a substrate in a state in which the substrate is prepared in a chamber; forming a barrier layer; and forming a second active layer; wherein at least one of the step of forming the first active layer and the step of forming the second active layer may comprise: a source gas dosing/pressurizing step of dosing a metal precursor source gas comprising a metal precursor into the chamber in a state in which an outlet of the chamber is closed, thereby increasing the pressure in the chamber and adsorbing the source gas onto the substrate in the closed chamber; a first main purging step of purging the chamber, after the source gas dosing/pressurizing step; a reactive gas dosing step of dosing a reactive gas into the chamber, after the first main purging step; and a second main purging step of purging the chamber, after the reactive gas dosing step.
  • the source gas dosing/pressurizing step may further comprise the steps of: increasing the pressure in the chamber to a predetermined pressure by dosing the source gas; and maintaining the predetermined pressure by closing an inlet of the chamber.
  • the source gas dosing/pressurizing step may comprise at least two sub-dosing/pressurizing steps and a sub-purging step between the at least two sub-dosing/pressurizing steps.
  • the thickness of the active layer formed by the step of forming the first active layer may be greater than 1.5 nm.
  • the method may further comprise a step of forming source and drain electrodes which are in contact with the second active layer.
  • the method may further comprise the steps of: forming a barrier layer on the second active layer; and forming source and drain electrodes which are in contact with the barrier layer on the second active layer.
  • a method of driving a multilevel element may comprise: a first step of applying a gate voltage in a first gate voltage range to a gate electrode, thereby activating a first active layer; a second step of applying to the gate electrode a gate voltage in a second gate voltage range, which is higher than the gate voltage in the first gate voltage range; and applying to the gate electrode a gate voltage in a third gate voltage range, which is higher than the gate electrode in the second gate voltage range, thereby activating first and second active layers.
  • the first active layer in the second step, may be maintained in an activated state, and the second active layer may be in a non-activated state.
  • activation of the second active layer may be shielded by a current flowing through the first active layer.
  • a layer according to one embodiment of the present invention may exhibit a quantized energy state in the energy range higher than the mobility edge.
  • a layer according to one embodiment of the present invention may exhibit discrete localized states in the energy range higher than the mobility edge.
  • a layer according to one embodiment of the present invention may exhibit limited carrier mobility in the energy range higher than the mobility edge.
  • a layer according to one embodiment of the present invention may exhibit resonance energy matching.
  • a multilevel element and a driving method thereof according to one embodiment of the present invention may exhibit multilevel conduction characteristics.
  • a multilevel element and a driving method thereof according to one embodiment of the present invention may have at least two turn-on voltages.
  • a multilevel element and a driving method thereof according to one embodiment of the present invention may exhibit a constant source/drain current even when a gate voltage is swept.
  • a multilevel element and a driving method thereof according to one embodiment of the present invention may exhibit high stability.
  • a method of fabricating a multilevel element according to one embodiment of the present invention may be performed through a low-temperature process.
  • a method of fabricating a multilevel element according to one embodiment of the present invention may provide an environment in which thickness control is easy.
  • any element when any element is referred to as being "on" other element, it means that the element may be formed directly on the other element, or that a third element may be interposed therebetween.
  • the thicknesses of layers and regions may have been exaggerated in order to clearly illustrate features of the embodiments.
  • connecting includes connecting a plurality of elements both directly and indirectly.
  • FIG. 1 illustrates a multilevel element according to one embodiment of the present invention
  • FIGS. 2 and 3 illustrate a multilevel active layer according to one embodiment of the present invention.
  • a multilevel element according to one embodiment of the present invention does not mean a conventional element having the binary states (0 and 1), but may mean an element having ternary or higher states (0, 1 and 2, or 0, 1 and 2 and greater than 2). Namely, a conventional element may have only two states (on and off), whereas a multilevel element according to one embodiment of the present invention may have a third state in addition to the "on" and "off” states.
  • a multilevel element according to one embodiment of the present invention will be described with reference to FIG. 1 .
  • a multilevel element 100 may comprise at least one of a substrate 110, a gate electrode 120, an insulating layer 130, an active structure 135, and source and drain electrodes 180 and 185.
  • the substrate 110 is not limited to any particular type, and may comprise at least one of a silicon substrate, a glass substrate and a flexible substrate, for example.
  • the gate electrode 120 is configured to receive a gate voltage, and may be made of a conductive material, for example, a metal material.
  • the insulating layer 130 functions as a dielectric layer, and may be made of at least of a silicon-based dielectric material and a metal oxide-based dielectric material, for example.
  • the thickness of the insulating layer 130 may be determined according to the operating range of the gate voltage applied. For example, when the operating range of the gate voltage is low, the thickness of the insulating layer 130 may be thinner than when the operating range of the gate voltage is high.
  • the active structure 15 may comprise at least one active layer and at least one barrier layer.
  • the active layer and the barrier layer may be alternately deposited.
  • the active layer may be at least two in number, and the barrier may be deposited in contact with at least one of both sides of the active layer.
  • a first barrier layer 140 may be provided between the insulating layer 130 and the first active layer 150
  • a second barrier layer 160 may be provided between the first active layer 150 and the second active layer 170.
  • the gate electrode 120, the insulating layer 130, the first barrier layer 140, the first active layer 150, the second barrier layer 160 and the second active layer 170 may be sequentially deposited in that order.
  • the thickness of the active layer may increase as its distance from the gate electrode 120 increases. Unlike this, the thickness of the active layer may also be constant regardless of its distance from the gate electrode 120.
  • each of the first barrier layer 140, the first active layer 150, the second barrier layer 160 and the second active layer 170 may have a thickness of a few nm.
  • the active structure 135 may be an ultrathin structure.
  • At least one of the first and second active layers 150 and 170 may be composed of a layer including an amorphous region (AM_R) and a plurality of crystalline regions (NC_R) surrounded by the amorphous region (AM_R). Namely, in the active layer, the amorphous region (AM_R) and the crystalline regions (NC_R) may be present together.
  • each of the crystalline regions (NC_R) has a nanometer size and may have a quantum confinement effect.
  • the crystalline regions (NC_R) may have a size of a few nm, for example, about 3 nm, and the average distance between the crystalline regions may be about 2.5 nm.
  • the crystalline regions (NC_R) may be spaced apart from one another at an average distance of about 2.5 nm, and may have island shapes surrounded by the amorphous region (AM R).
  • the crystalline regions (NC_R) may be randomly distributed in a two-dimensional plane in the amorphous region (AM_R). Accordingly, the crystalline regions (NC_R) may exhibit a quantum confinement effect in a triaxial direction. Namely, the crystalline regions (NC_R) may exhibit not only in a thickness direction but also in a plane direction.
  • Multilevel characteristics may be provided by the active layer structure, and detailed description thereof will be provided below.
  • At least one of the active layers 150 and 170 may comprise a metal oxide, for example.
  • the metal oxide may be zinc oxide (ZnO).
  • At least one of the first and second barrier layers 140 and 160 may comprise at least one of an organic material, an inorganic material, and an organic-inorganic composite material.
  • the organic material may be 4MP (4-mercaptophenol)
  • the organic-inorganic composite material may be 4MP with an Al linker, that is, Al4MP.
  • the barrier layer may protect the active layer.
  • the second barrier layer 160 may prevent the first active layer 150 from being unintentionally doped or prevent a precursor for deposition of the other layer from penetrating into the first active layer 150.
  • the active layer and the barrier layer adjacent to the active layer may form a super-lattice structure with each other.
  • the super-lattice structure may increase stability.
  • the barrier layer may form an interface with the active layer, and thus the barrier layer may form a quantum well with respect to the active layer. Detailed description thereof will be provided later.
  • the source and drain electrodes 180 and 185 may be in contact with the uppermost active layer or the uppermost barrier layer. If the uppermost portion of the active structure 135 is the second active layer 170 as shown in FIG. 1 , the source and drain electrodes 180 and 185 may be in contact with the second active layer 170. In this case, the source and drain electrodes 180 and 185 may not be in contact with an active layer other than the second active layer 170 and with the barrier layer. The case in which the source and drain electrodes 180 and 185 are in contact with the uppermost barrier layer will be described later.
  • a current may flow between the source and the drain electrodes 180 and 185 depending on the degree of activation of the active layer.
  • a current may flow from the source electrode 180 to the drain electrode 185, and electrons from the source electrode 180 may sequentially tunnel through the second active layer 170 and the second barrier layer 160, and then flow along the first active layer 150.
  • the electrodes that passed through the first active layer 150 may sequentially tunnel through the second barrier layer 160 and the second active layer 170, and then may be supplied to the drain electrode 185.
  • the second active layer 170 when the second active layer 170 is activated, a current may flow from the source electrode 180 through the second active layer 170 to the drain electrode 185.
  • the multilevel element according to one embodiment of the present invention has been described above with reference to FIGS. 1 to 3 .
  • a method of deriving the multilevel element according to one embodiment of the present invention will be described with reference to FIGS. 4 and 5 .
  • FIG. 4 illustrates multilevel driving according to one embodiment of the present invention
  • FIG. 5 illustrates a shielding effect according to one embodiment of the present invention.
  • the method of multilevel driving according to one embodiment of the present invention may be implemented by the multilevel element described above with reference to FIGS. 1 to 3 .
  • the multilevel element according to one embodiment of the present invention may have multilevel conduction characteristics.
  • the multilevel element according to one embodiment of the present invention may have a plurality of turn-on voltages.
  • a gate voltage that is applied to the gate electrode 120 may be divided into a first gate voltage range (R1), a second gate voltage range (R2), and a third gate voltage range (R3).
  • the second gate voltage range (R2) may have a higher voltage value than that of the first gate voltage range (R1).
  • the third gate voltage range (R3) may have a higher voltage value than the second gate voltage range (R2).
  • I-V curve characteristics depending on the driving voltage in each gate voltage range will be described.
  • the lowest gate voltage in the first gate voltage range (R1) may become a first turn-on voltage.
  • the first active layer 150 When the first turn-on voltage is applied to the gate electrode 120, the first active layer 150 may be activated, that is, turned-on. Accordingly, a current may flow between the source electrode 180 and the drain electrode 185.
  • the second active layer 170 may be in a non-activated state, that is, a turn-off state.
  • the magnitude of the current flowing between the source and drain electrodes 180 and 185 may increase as the voltage in the first gate voltage range (R1) increases. Namely, as the gate voltage in the first gate electrode range (R1) increases, the current ratio between the source and drain electrodes may increase with a first slope.
  • the application of the gate voltage in the second gate voltage range (R2) will be described later, and the application of the gate voltage in the third gate voltage range (R3) will be described first.
  • a gate voltage in the third gate voltage range (R3) higher than the first and second gate voltage ranges (R1) and (R2) is applied, not only the first active layer 150 but also the second active layer 170 may be turned-on. Namely, the lowest gate voltage in the third gate voltage range (R3) may become a second turn-on voltage. Accordingly, a current may flow between the source and drain electrodes 180 and 185.
  • the first and second active layers 150 and 170 are all in an activated state, and hence when the first gate voltage range (R1) is applied, a larger amount of current may flow between the source and drain electrodes 180 and 185.
  • the gate voltage in the third gate voltage range (R3) increases, the magnitude of the current flowing between the source and drain electrodes 180 and 185 may increase with a third slope. Namely, as the gate voltage in the third gate voltage range (R3) increases, the current ratio may increase with a third slope.
  • the gate voltage in the second gate voltage range (R2) which is higher than the first gate voltage range (R1) and lower than the third gate voltage range (R3), is applied to the gate electrode 120, only the first active layer 150 may be in an activated state, that is a turn-on state. At this time, the magnitude of the current flowing between the source and drain electrodes 180 and 185 may be maintained even when the gate electrode in the second gate voltage range (R2) increases.
  • the second gate voltage range (R2) the magnitude of the current flowing between the source and drain electrodes 180 and 185 may change less than the first slope. More specifically, when the gate voltage in the second gate voltage range (R2) increases, the magnitude of the current flowing between the source and drain electrodes 180 and 185 may be constant. In other words, the second slope may be 0. This means that when the gate voltage in the second gate voltage range (R2) is applied to the gate electrode (120), the amount of current flowing through the first active layer 150 is in a saturated state. That is, the second gate voltage range (R2) can be understood to be an intermediate voltage range in that the current is maintained even when the gate voltage in the second gate voltage range R2 increases.
  • a gate field (GF) may be applied to the first active layer 150 as shown in FIG. 5(a) . Accordingly, the first active layer 150 may be turned-on.
  • the barrier layer also delays the gate voltage reaching the second active layer 170. Furthermore, when the gate voltage in the second gate voltage range (R2) is applied, the current between the source and drain electrodes 180 and 185 flows constantly due to saturation of the first active layer 150, even when the gate voltage is increased. In another aspect, even when the gate voltage in the second gate voltage range (R2) increases, the barrier layers 140 and 160 may delay gating of the second active layer 170 and maintain limited electron flow through the first active layer 150.
  • the gate voltage in the third gate voltage range (R3) When the gate voltage in the third gate voltage range (R3) is applied, the gate voltage reaches the second active layer 170 due to field penetration as shown in FIG. 5(c) . Accordingly, the second active layer 170 may be turned-on.
  • the gate voltage in the first gate voltage range (R1) when the gate voltage in the first gate voltage range (R1) is applied to the gate electrode 120, only the first active layer 150 may be activated, and the second active layer 170 may not be activated. Then, when the gate voltage in the second gate voltage range (R2) higher than the first gate voltage range (R2) is applied, the first active layer 150 may be maintained in an activated state, but the current flowing through the first active layer 150 can reach a saturated state. In addition, the second active layer 170 may be still in a non-activated state. Next, when the gate voltage in the third gate voltage range (R3) higher than the second gate voltage range (R2) is applied, the first and second active layers 150 and 170 may all be activated.
  • the multilevel element according to one embodiment of the present invention may have a plurality of turn-on voltages.
  • the multilevel element according to one embodiment of the present invention may exhibit multilevel conduction characteristics, because it may have the second gate voltage range that does not occur in conventional elements, that is, a gate voltage range that has no effect on the magnitude of current even when the gate voltage increases.
  • the thickness of the active layer may be in the range in which FET (Field Effect Transistor) characteristics appear.
  • FET Field Effect Transistor
  • the active layer when the active layer comprises zinc oxide, it may have a thickness greater than 1.5 nm. If the thickness of the zinc oxide is smaller than 1.5 nm, the zinc oxide may lose FET characteristics.
  • the thickness of the active layer may be 20 nm or less. If the thickness of the active layer is greater than 20 nm, the magnitude of the current flowing through the first active layer 150 will increase. This increases the shielding effect of the first active layer 150 that prevents the gate voltage from penetrating into the second active layer 170 by field penetration.
  • the gate insulating film 130 should be thicker in order to withstand a high gate voltage, and this thick thickness does not meet the down-scaling trend of transistors.
  • the thickness of the first active layer 150 is 20 nm or less, the second active layer 170 can be turned on even in a general gate voltage range, and thus this thickness is advantageous in terms of power consumption and can meet the miniaturization trend.
  • FIGS. 6 to 10 illustrate a multilevel mechanism according to one embodiment of the present invention.
  • FIG. 6 illustrates resonant energy matching according to one embodiment of the present invention
  • FIG. 7 illustrates the density of states (DOS) according to one embodiment of the present invention
  • FIG. 8 illustrates the density of states (DOS) of a crystalline layer, an amorphous layer and an active layer according to one embodiment of the present invention
  • FIG. 9 illustrates a wave function according to one embodiment of the present invention
  • FIG. 10 illustrates a multilevel element according to one embodiment of the present invention in terms of energy bands.
  • the multilevel element may have the second gate voltage range (R2) in which an increase in the gate voltage has no effect on current flow. Since the multilevel element may be implemented by the second gate voltage range (R2), a multilevel mechanism will be explained based on the first and second active layers 150 and 170 that generate the second gate voltage range (R2). For convenience, the explanation will be based on the first active layer 150, but it goes without saying that the technical idea of the present invention can also be applied to other active layers, for example, the second active layer 170.
  • the first active layer 150 may be composed of a layer including an amorphous region (AM_R) and a plurality of crystalline regions (NC_R) surrounded by the amorphous region (AM_R) .
  • the amorphous region (AM_R) of the first active layer 150 may have a large number of localized states. Unlike this, the crystalline regions (NC_R) of the first active layer 150 may have a smaller number of discrete localized states than the localized states of the amorphous region (AM_R) . In this case, there may be resonant energy matching between a specific energy state (AM_E) among the localized energy states of the amorphous region (AM_R) and a specific energy state (NC_E) among the localized energy states of the crystalline regions (NC_R).
  • a specific energy state AM_E
  • NC_E specific energy state
  • Hybridization caused by the resonant energy matching may provide quantized conduction states.
  • the quantized conduction states may exhibit limited current flow while showing conduction states.
  • the quantized conduction states will now be described in more detail with reference to FIGS. 7 and 8(a) .
  • FIGS. 7 and 8(a) show the density of states (DOS) according to one embodiment of the present invention.
  • the results of DOS simulation can be obtained by performing calculation on a formed active layer by PBE (Perdew-Burke-Ernzerhof) exchange-correlation functional and PAW (projector-augmented wave) pseudopotentials methods using the VASP (Vienna ab initio simulation) program.
  • PBE Perdew-Burke-Ernzerhof exchange-correlation functional
  • PAW projector-augmented wave pseudopotentials methods using the VASP (Vienna ab initio simulation) program.
  • DOS in FIGS. 7 and 8(a) indicates the change in the number of electron states by an increase in electron energy.
  • the first active layer 150 may have a valence band and a conduction band.
  • the valence balance may be divided into an extended state (non-localized state) and a localized state by a mobility edge.
  • the conduction band may also be divided into an extended state and a localized state by a mobility edge.
  • the definition of the mobility edge will be described later with reference to FIG. 8(c) .
  • the first active layer 150 may exhibit a first number of electron states in a low-level electron energy range (about 2.8 eV to 2.9 eV) in the conduction band, and exhibit a second number of electron states in a high-level electron energy range (about 3.2 eV or higher) higher than the low-level electron energy range in the conduction band.
  • a curve of the first electron state number in the low-level electron energy range and a curve of the second electron state number in the high-level electron energy range may be discontinuous with each other.
  • the maximum electron energy value (about 2.9 eV) in the low-level electron energy range may be smaller than the minimum electron energy value (about 3.2 eV) in the high-level electron energy range.
  • the maximum value of the first electron state number in the low-level electron energy range may be smaller than the minimum value of the second electron state number in the high-level electron energy range.
  • the first electron state number may have a normal distribution with respect to an electron energy value at which the number of electron states in the low-level electron energy range is maximum.
  • the low-level electron energy range and the high-level electron energy range can be provided at higher energy than the mobility edge in the conduction band (i.e. mobility edge quantization).
  • mobility edge quantization the energy level of localized states in the amorphous region (AM_R) of the first active layer 150 and the energy level of localized states in the crystalline regions match each other above the mobility edge.
  • the first active layer 150 may exhibit conduction states in the low-level electron energy range and the high-level electron energy range.
  • the conduction states in the low-level electron energy range having the first electron state number above the mobility edge may be defined as quantized extended states.
  • N_R crystalline regions of the active layer have no energy state between the low-level electron energy level and the high-level electron energy level. Accordingly, the resonant energy of the crystalline regions (NC_R) and the resonant energy of the amorphous region (AM_R) do not match each other between the low-level electron energy range and the high-level electron energy level.
  • the low-level electron energy range may be provided by resonant energy matching between the crystalline regions (NC_R) and amorphous region (AM_R) of the first active layer 150.
  • the amorphous region (NC_R) has a quantum confinement effect in a triaxial direction, and thus a curve defined by the low-level electron energy range and the first electron state number may have a very limited area. This can mean that a very limited number of carriers can exist.
  • a low-level energy range above the mobility level may be provided by resonant energy matching between the crystalline regions (NC_R) and the amorphous region (AM_R). Unlike this, a conventional active layer comprising only a crystalline region or a conventional active layer comprising only an amorphous region could not exhibit the low-level energy range above the mobility edge according to one embodiment of the present invention.
  • FIG. 8(b) it can only be seen that, in an active layer comprising only a crystalline region, a conduction tail is formed on a band edge, and a continuous single extended state is provided in the conduction band. That is, it can be seen that discrete energy levels are not present in the conduction band.
  • the conduction band is divided into an extended state and a localized state by the mobility edge.
  • the extended state in the conduction band is a single state that is continuously present.
  • an amorphous region has a number of localized states that interfere with the movement of electrons, due to the Anderson localization.
  • a conduction band is divided, according to electron energy, into a localized state and a non-localized state.
  • the localized state may have a non-conducting state, and the non-localized state may have a conduction state.
  • the criterion for dividing the conduction band into the localized state and the non-localized state can be defined as the mobility edge. If electron energy higher than the mobility edge is provided, a wave function can be extended. Accordingly, charge transfer becomes possible. Unlike this, if electron energy lower than the mobility edge is provided, the wave function will be isolated. Accordingly, charge transfer becomes impossible.
  • an active layer comprising only an amorphous region has only a single continuous non-localized state above the mobility edge in the conduction band, and thus discrete energy levels are not present in the conduction band.
  • the first active layer 150 can exhibit quantized conduction states by resonant energy matching between the crystalline regions (NC_R) and the amorphous region (AM_R).
  • the quantized conduction states can be confirmed by the presence of the first electron state number in the low-level energy range on the DOS.
  • the quantized conduction states have a limited number of electron states, and thus the second gate voltage range (R2) as described above can be provided.
  • the low-level energy range has a limited number of carriers that are present above the mobility edge and discontinuous with the high-level energy range, and hence the amount of the current flowing through the first active layer 150 is limited, even when the gate voltage in the second gate voltage range (R2) increases. Accordingly, a first turn-on voltage caused by the first gate voltage range (R1) can be clearly distinguished from a second turn-on voltage caused by the third gate voltage range (R3). Therefore, even if the operating margin of the gate voltage is widened, the error occurrence rate can be reduced.
  • FIG. 9 illustrates a wave function according to one embodiment of the present invention.
  • the state of states in the active layer can be divided into state 1 which is below the mobility edge in the conduction band, state 2 which is in the low-level energy range, and state 3 which is in the high-level energy level.
  • FIGS. 9(b) to 9(d) show the results of simulating the wave function isosurface according to the divided states shown in FIG. 9(a) .
  • the wave function simulation was performed according to the density function theory.
  • the wave function for state 1 is as shown in FIG. 9(b) . It can be seen that the wave function is in a localized state that does not overlap other wave function. Unlike this, as shown in FIG. 9(c) , the wave function for state 2 partially overlaps along the crystalline regions and the amorphous region. This suggests that state 2 has a conduction state.
  • the wave function for state 3 is distributed throughout the active layer. It is expected that the localized state between state and state 3 will have the wave function isosurface as shown in FIG. 9(b) .
  • state 2 has a quantized conduction state.
  • FIG. 10 illustrates a multilevel element according to one embodiment of the present invention in terms of energy bands.
  • the first barrier layer 140, the first active layer 150 and the second barrier layer 160 may form a quantum well.
  • the quantized extended state shown in FIG. 10(a) can mean an energy level providing a quantized energy state, generated by resonant energy matching between the crystalline regions (NC_R) and the amorphous region (AM_R) as described above with reference to FIGS. 6 , 7 and 8(a) .
  • the conduction band edge and valence band edge of the first and second barrier layers 140 and 160 can be measured by UPS (ultraviolet photoelectron spectroscopy) and DUV (deep ultraviolet).
  • a gate voltage corresponding to the first gate voltage range (R1) is applied to the gate electrode 120, a current may flow between the source and drain electrodes 180 and 185.
  • the quantized conduction state can be provided by resonant energy matching between the crystalline regions (NC_R) and amorphous region (AM_R) of the first active layer (150).
  • the first electron state number in the low-level energy range above the mobility edge is provided, and hence the first active layer 150 can be activated. Accordingly, a current can flow between the source and drain electrodes 180 and 185. In this case, as the gate voltage in the low-level energy range increases, current flow can increase.
  • the second active layer 170 when a gate electrode corresponding to the third gate voltage range (R3) is applied to the gate electrode 120, the second active layer 170 may be activated. Accordingly, current flow through the active layer 170 may be generated through the source and drain electrodes 180 and 185.
  • the multilevel element according to one embodiment of the present invention has the second gate voltage range in which the current magnitude does not change even when the gate voltage is swept.
  • the second gate voltage range can be clearly distinguished from the first and third gate voltage ranges. This means that multilevel conduction characteristics are provided by the second gate voltage range.
  • the active layer has quantized extended states.
  • the active layer has quantized extended states above the mobility edge. Since the active layer has "quantized" extended states, it may have a limited number of carriers in a particular gate voltage range.
  • a change in the current flowing through the active layer does not substantially occur. This can mean that, in the second gate voltage range, the maximum amount of current can flow through the active layer due to the already quantized extended states.
  • the magnitude of the current flowing through the first active layer does not substantially change, and hence the magnitude of the shielding effect caused by the first active layer also does not substantially change.
  • the third gate voltage range higher than the second gate voltage range is applied, the energy amount of the gate field passing through the shield of the first active layer increases. This is because the amount of the shield that blocks the gate field directing from the first active layer to the second active layer is limited due to the current saturation of the first active layer. Accordingly, in the third gate voltage range, the second active layer may also be gated.
  • the multilevel element may provide multilevel conduction characteristics in that it has quantized conduction states above the mobility edge.
  • a unique phenomenon which is the quantized conduction states can be exhibited due to the layer characteristics of the active layer.
  • a specific energy state among the localized energy states of the amorphous region (AM_R) of the active layer may match the resonant energy of a specific energy state among the localized energy states of the crystalline regions (NC_R). Due to hybridization caused by the resonant energy matching, quantized conduction states can be provided.
  • quantized conduction states can be exhibited by the resonant energy matching
  • quantized conduction states can be exhibited by other method.
  • FIGS. 6 to 10 The multilevel mechanism according to one embodiment of the present invention has been described above with reference to FIGS. 6 to 10 .
  • a first modified embodiment of the present invention will be described with reference to FIGS. 11 and 12 .
  • FIGS. 11 and 12 illustrate a first modified embodiment of the present invention.
  • the description of the first modified embodiment the description of the contents overlapping with those described above will be omitted.
  • a multilevel element according to the first modified embodiment of the present invention may further comprise a third barrier layer 172 on the second active layer 170.
  • the source and drain electrodes 180 and 185 may be in contact with the third barrier layer 172.
  • the source and drain electrodes 180 and 185 may not be in contact with the first barrier layer 140, the first active layer 150, the second barrier layer 160, and the second active layer 170.
  • the source and drain electrodes 180 and 185 are contact in contact with the second active layer 170, but in the first modified embodiment, the source and drain electrodes 180 and 185 may be in contact with the third barrier layer 172.
  • the source and drain electrodes 180 and 185 are in contact with the third barrier layer 172, and hence the first to fourth gate voltage ranges (R1 to R4) may be provided.
  • the second active layer 170 may also provide a quantum well having quantized conduction states by the second and third barrier layers 160 and 172. Accordingly, the current flowing between the source and drain electrodes 180 and 185 may be maintained at a constant level, even when the gate voltage in the fourth gate voltage range (R4) increases.
  • the first modified embodiment of the present invention has been described above with reference to FIGS. 11 and 12 .
  • a second modified embodiment of the present invention will be described with reference to FIGS. 13 and 14 .
  • FIGS. 13 and 14 illustrate a second modified embodiment of the present invention.
  • the description of the contents overlapping with those of the first modified embodiment will be omitted.
  • a third active layer 174 may further be provided on the third barrier layer 172.
  • the source and drain electrodes 180 and 185 may be in contact with the third active layer 174.
  • the source and drain electrodes 180 and 185 may not be in contact with the first barrier layer 140, the first active layer 150, the second barrier layer 160, the second active layer 170 and the third barrier layer 172.
  • the source and drain electrodes 180 and 185 may be in contact with the third active layer 174, unlike the first modified embodiment.
  • the third active layer 174 is provided, and hence the first to fifth gate voltage ranges (R1 to R5) may be provided.
  • the first to fifth gate voltage ranges R1 to R5
  • the second and fourth gate voltage ranges R2 and R4
  • current saturation by quantized conduction states may occur
  • the fifth gate voltage range R5
  • the current may increase due to the contact between the third active layer 174 and the source/drain electrodes 180 and 185.
  • FIG. 15 is a flow chart illustrating a method of fabricating a multilevel element according to one embodiment of the present invention
  • FIGS. 16 to 18 illustrate in detail step S210 according to one embodiment of the present invention.
  • a method of fabricating a multilevel element may comprise at least one of step (S110) of forming a first barrier layer, step (S120) of forming a first active layer, step (S130) of forming a second barrier layer, and step (S140) of forming a second active layer.
  • step (S110) of forming a first barrier layer may comprise at least one of step (S110) of forming a first barrier layer, step (S120) of forming a first active layer, step (S130) of forming a second barrier layer, and step (S140) of forming a second active layer.
  • Step S110 is a preparation step, and may comprise the steps of: preparing a substrate; forming a gate electrode on the substrate; and forming a gate insulating layer on the gate electrode.
  • the first barrier layer may be formed by a molecular layer deposition (MLD) method.
  • MLD molecular layer deposition
  • the molecular layer deposition method may comprising a TMA (trimethylaluminum) precursor dosing step, a purging step, a 4MP precursor dosing step, and a purging step.
  • a first barrier layer 140 may be deposited.
  • step S120 a first active layer 150 may be deposited. Step S120 will be described in detail with reference to FIG. 16 .
  • FIG. 16 is a flow chart illustrating in detail step S120 according to one embodiment of the present invention.
  • a method of forming a first active layer may comprise at least one of a source gas dosing/pressurizing step (S210), a first main purging step (S220), a reactive gas dosing step (S230), and a second main purging step (S240).
  • S210 source gas dosing/pressurizing step
  • S220 first main purging step
  • S230 reactive gas dosing step
  • S240 second main purging step
  • a source gas may be prepared.
  • the kind of source gas to be prepared may vary depending on the type of layer to be deposited.
  • a metal oxide layer a metal precursor source gas corresponding thereto may be prepared.
  • the source gas may comprise DEZ (diethyl zinc).
  • the source gas may be dosed into a chamber in a state in which the chamber outlet is closed. Accordingly, as the source gas is introduced into the chamber, the pressure in the chamber can increase. In other words, the pressure in the chamber is increased by dosing of the source gas, and hence the source gas may be adsorbed onto a substrate in a pressurized atmosphere. In addition, the increased pressure in the chamber may be maintained for a predetermined time. Accordingly, the efficiency of adsorption onto the substrate can be increased.
  • step S210 may be higher than 0.03 Torr, preferably, 0.1 Torr or higher, and more preferably 0.3 Torr or higher.
  • step S210 may be performed at a temperature of 80°C to 250°C.
  • inert gas may be used.
  • the inert gas may be, for example, argon (Ar) or nitrogen (N 2 ) gas.
  • Ar argon
  • N 2 nitrogen
  • a reactive gas may react with the source gas to form the layer to be deposited.
  • the reactive gas may comprise H 2 O.
  • the second main purging step (S240) may further be performed. This can remove an excess of the gas that has not been adsorbed onto the substrate surface.
  • Step S210 to step S240 according to one embodiment of the present invention have been described above. Hereinafter, dosing/pressurizing of step S110 will be described in detail.
  • the source gas dosing/pressurizing step may be performed in a pressurized atmosphere.
  • the source gas dosing/pressurizing step may be performed in a high-pressure atmosphere, and may be abbreviated as "pressurizing step”.
  • step S210 the source gas dosing/pressurizing step (step S210) will be described in detail for the sake of brevity, it should be understood that dosing/pressurizing may also be performed in the reactive gas dosing step (step S230).
  • the dosing/pressurizing step may be performed in a state in which a chamber having a substrate loaded therein is closed.
  • a metal precursor source gas may be dosed into the chamber (sub-dosing/pressurizing step), thereby inducing high pressure in the chamber.
  • the induced high pressure may be maintained (sub-exposure step).
  • the metal precursor source gas may be adsorbed onto the substrate surface in a high-pressure atmosphere.
  • the dosing/pressurizing step may comprise at least one of a sub-dosing/pressurizing step, a sub-exposure step and a sub-purging step.
  • the sub-dosing/pressurizing step may be defined as a step of dosing the source gas into the chamber in a state in which the outlet of the chamber is closed, thereby causing the pressure in the chamber to reach a predetermined pressure.
  • the sub-exposure step is a step of maintaining the predetermined pressure provided by the sub-dosing/pressurizing step. To this end, the inlet and outlet of the chamber may all be closed. Namely, the chamber may be closed.
  • the sub-purging step may be performed after the sub-exposure step to remove an excess of the source gas dosed.
  • the pressure in the sub-exposure step may be maintained at a constant level, even when the number of the sub-exposure steps increases. Unlike this, as shown in FIG. 18 , the pressure in the sub-exposure step may increase as the number of the sub-exposure steps increases.
  • the Y-axis in FIG. 17 represents pressure
  • the X-axis represents process steps.
  • step S210 may be performed at a temperature of 80°C to 250°C.
  • sub-steps of step S110 may be performed at the same temperature.
  • these sub-steps may be performed at low temperature.
  • the term "low temperature” refers to a temperature of 250°C or below, preferably 80°C to 250°C.
  • the first active layer 150 may be deposited.
  • the thickness of the layer deposited may be controlled depending on the number of repetition of steps S210 to S240. For example, when the layer to be deposited is a zinc oxide layer, steps S210 to S240 may be repeated such that the thickness of the layer exceeds 1.5 nm. In addition, when the layer to be deposited is a zinc oxide layer, steps S210 to S240 may be repeated such that the thickness of the layer is 20 nm or less.
  • the active layer formed according to steps S210 to S240 can exhibit the DOS simulation results as shown in FIGS. 7 and 8(a) .
  • the active layer can exhibit quantized conduction states. More specifically, it can exhibit quantized conduction states at energy higher than the mobility edge.
  • the DOS simulation results can be obtained by performing calculation on the formed active layer by the PBE (Perdew-Burke-Ernzerhof) exchange-correlation functional and PAW (projector-augmented wave) pseudopotentials methods using the VASP (Vienna ab initio simulation) program.
  • a second barrier layer 160 may be deposited on the first active layer 150.
  • Step S130 corresponds to the above-described step S110, and thus the detailed description thereof will be omitted.
  • step S140 corresponds to the above-described step S120, and thus the detailed description thereof will be omitted.
  • source and drain electrodes 180 and 185 may be deposited on the second active layer 170. As a result, a multilevel element according to one embodiment of the present invention may be fabricated.
  • modified embodiments of the present invention described above with reference to FIGS. 11 and 13 , can also be performed depending on the number of depositions of the active layer and the number of depositions of the barrier layer.
  • step S140 may be omitted, and the source and drain electrodes 180 and 185 may be formed on the second barrier layer 160 formed in step S130, such that they are in contact with the second barrier layer 160.
  • FIG. 19 shows process conditions for a multilevel element, used in an experimental example of the present invention.
  • FIG. 19 shows process conditions for forming an active layer according to one embodiment of the present invention.
  • FIG. 20 shows a TEM image of an active layer, obtained in an experimental example of the present invention, and
  • FIG. 21 shows the I-V characteristics of a multilevel element fabricated according to one embodiment of the present invention.
  • a silicon wafer having a thickness of 300 nm was prepared, and an aluminum gate electrode having a thickness of 70 nm was deposited on the silicon wafer.
  • the gate electrode was deposited by thermal vapor deposition.
  • aluminum oxide (Al 2 O 3 ) as a gate insulating layer was deposited.
  • the aluminum oxide was deposited by an atomic layer deposition process.
  • a TMA precursor source gas dosing step, a purging step, a H 2 O dosing step and a purging step were sequentially performed.
  • the thickness of the aluminum oxide varied depending on the number of active layers to be deposited.
  • the thickness of the aluminum oxide increased as the number of active layers increased.
  • a first barrier layer was deposited on the aluminum oxide as a gate insulating layer.
  • a TMA source gas was dosed at a temperature of 20°C for 2 seconds, an argon purge gas was dosed for 20 seconds, 4MP as a reactive gas was dosed at a temperature of 75°C for 20 seconds, and an argon purge gas was dosed for 200 seconds.
  • a first barrier layer having a thickness of about 9 nm was deposited.
  • step S120 steps S210 to S240
  • a first active layer was deposited on the first barrier layer.
  • step S210 DEZ was dosed by performing sub-dosing/pressurizing four times. Specifically, in the first sub-dosing/pressurizing step, DEZ was dosed into the chamber in which the chamber outlet was closed, thereby increasing the pressure in the chamber to 1.0 Torr. Next, the chamber inlet was also closed, and in this state, DEZ was adsorbed onto the substrate by substrate exposure to DEZ for 3 seconds at a pressure of 1.0 Torr (sub-exposure step). Next, sub-purging was performed for 15 seconds.
  • DEZ was dosed into the chamber in which the chamber outlet was closed, thereby increasing the pressure in the chamber to 1.0 Torr.
  • the chamber inlet was also closed, and in this state, DEZ was adsorbed onto the substrate by substrate exposure to DEZ for 3 seconds at a pressure of 1.0 Torr.
  • the sub-dosing/pressurizing step and the sub-exposure step were repeated four times.
  • step S220 a first main purging step was performed for 15 seconds.
  • step S230 H 2 O was dosed by performing sub-dosing/pressurizing and sub-exposure four times.
  • the exposure time was longer than the DEZ dosing time. This is because the reactive gas H 2 O is more likely to aggregate than the source gas DEZ.
  • step S240 purging was performed for 25 seconds.
  • the process temperature in steps S210 to S240 was about 110°C.
  • Steps S210 to S240 were repeated, thereby depositing a zinc oxide active layer having a thickness of about 2.5 nm.
  • step S130 and step S140 a second barrier layer and a second active layer were deposited.
  • the process conditions of step S130 correspond to those of step S110, and the process conditions of step S140 correspond to those of step S120, and thus the detailed description thereof will be omitted.
  • source and drain aluminum electrodes were formed to a thickness of 70 nm.
  • the active layer of the multilevel element fabricated according to the experimental example was imaged by TEM.
  • the TEM image is shown in FIG. 20 , and as can be seen therein, the active layer comprises a plurality of crystalline regions and an amorphous region surrounding the plurality of crystalline regions. It was confirmed that each of the crystalline regions had a nanometer size, particularly a size of about 3 nm. In addition, it was shown that the distance between adjacent crystalline regions was about 2.5 nm. Furthermore, it was shown that the crystalline regions were randomly distributed in a two-dimensional plane (see FIG. 2 ).
  • the active layer was formed at a low temperature of about 110°C.
  • the fabrication method of the experimental example can be free from constraints of the process temperature in that an active layer comprising crystalline regions together with an amorphous region can be formed at low temperature.
  • the first gate voltage range was from 0.28 V to 1 V. Namely, the first active layer was activated at 0.28 V.
  • the second gate voltage range was found to be 1 V to 2 V. Namely, at a voltage between 1 V and 2 V, the magnitude of current was constant (about 3.9 nA). This is believed to result from resonant energy matching between the energy state of the amorphous region and the energy state of the crystalline regions as described above. Namely, it appears that the magnitude of the current was constant due to the quantized conduction states, even though the magnitude of the voltage changed.
  • the third gate voltage range was confirmed to be 2 V or higher.
  • the gate field that passed through the first active layer activated even the second active layer.
  • the magnitude of the saturation current in the second gate voltage range can be controlled according to the thickness of the first active layer.
  • the multilevel element fabricated according to the experimental example was theoretically modeled.
  • the I-V curve of the multilevel element fabricated according to the experimental example was compared with the I-V curve of the modeled element.
  • FIG. 21(b) it can be confirmed that the value of the experimental example and the value of the modeled element are in good agreement with each other.
  • FIGS. 22 and 23 show the I-V characteristics of multilevel elements fabricated according to the modified embodiments of the present invention.
  • FIG. 22 shows the I-V characteristics of the multilevel element according to the first modified embodiment of the present invention.
  • the third barrier layer was additionally deposited on the second barrier layer, and thus the third barrier layer was additionally deposited under the process conditions described above with respect to step S110. Specifically, the third barrier layer was additionally deposited under the process conditions described in the experimental example above. The thickness of the third barrier layer was about 9 nm.
  • the multilevel element according to the first modified embodiment had the first to fourth gate voltage ranges (R1 to R4) as described above with reference to FIG. 12 .
  • the first gate voltage range was from 0.28 V to 3 V. Namely, the first active layer was activated at 0.28 V.
  • the second gate voltage range was confirmed to be 3 V to 8 V. Namely, at a voltage between 3 V and 8 V, the magnitude of current was constant (about 0.021 ⁇ A). This is believed to result from resonant energy matching between the energy state of the amorphous region and the energy state of the crystalline regions as described above. Namely, it appears that the magnitude of the current was constant due to the quantized conduction states, even though the magnitude of the voltage changed.
  • the third gate voltage range was confirmed to be 8 V to 15 V.
  • the gate field that passed through the first active layer activated even the second active layer.
  • the fourth gate voltage range was 15 V or higher.
  • the magnitude of the current in the fourth gate voltage range was found to be about 0.134 ⁇ A. It can be seen that, in the fourth gate voltage range, the second active layer was also saturated.
  • FIG. 23 shows the I-V characteristics of the multilevel element according to the second modified embodiment of the present invention.
  • the active barrier layer was additionally deposited, and thus the third active layer was additionally deposited under the process conditions described above with respect to step S120.
  • the third active layer was additionally deposited under the process conditions described in the experimental example above.
  • the thickness of the third active layer was about 2.5 nm.
  • the multilevel element according to the second modified embodiment had the first gate voltage range (R1), the second gate voltage range (R2), the third gate voltage range (R3), the fourth gate voltage range (R4) and the fifth gate voltage range (R5), as described above with reference to FIG. 14 .
  • the first gate voltage range was from 0.28 V to 3 V. Namely, the first active layer was activated at 0.28 V.
  • the second gate voltage range was confirmed to be 3 V to 8 V. Namely, at a voltage between 3 V and 8 V, the magnitude of the current was constant (about 0.021 ⁇ A). This is believed to result from resonant energy matching between the energy state of the amorphous region and the energy state of the crystalline regions as described above. Namely, it appears that the magnitude of the current was constant due to the quantized conduction states, even though the magnitude of the voltage changed.
  • the third gate voltage range was confirmed to be 8 V to 15 V.
  • the gate field that passed through the first active layer activated even the second active layer.
  • the fourth gate voltage range was from 15 V to 25 V.
  • the magnitude of the current in the fourth gate voltage range was found to be about 0.134 ⁇ A. It can be seen that, in the fourth gate voltage range, the second active layer was also saturated.
  • the fifth gate voltage range was confirmed to be 25 V or higher.
  • the number of multilevel states can be easily controlled to 3, 4, whereasn by controlling the number of active layers and barrier layers to be deposited.
  • the layer to be in contact with the source and drain electrodes may be selected from among the barrier layer and the active layer depending on the desired characteristics of the element.
  • FIG. 24 shows the results of measuring FET characteristics depending on the thickness of the active layer according to one embodiment of the present invention. Specifically, FIG. 24 shows the results of measuring FET characteristics depending on the thickness of the active layer deposited under the process conditions described above with reference to FIG. 24 .
  • transistors were fabricated, which each comprises a substrate, a gate electrode, a gate insulating layer, an active layer comprising zinc oxide, and source and drain electrodes.
  • transistors having zinc oxide active layer thicknesses of 1.5 nm, 3 nm, 4 nm, 5 nm, 6 nm, 7 nm 8 nm, 9 nm and 10 nm, respectively, were fabricated while increasing the number of repetition of the active layer deposition step described above with respect to FIG. 19 .
  • the thickness of the metal oxide layer when the thickness of the metal oxide layer is 1.5 nm, no FET (field effect transistor) characteristic appeared. Hence, it is preferable that the thickness of the metal oxide layer be greater than 1.5 nm in view of the FET characteristics. When the thickness of the metal oxide layer is greater than 1.5 nm, it can be seen that stable FET characteristics appear. Namely, when the thickness of the metal oxide layer is greater than 1.5 nm, it can be seen that on/off ratio characteristics, mobility characteristics, threshold voltages and SS values appear.
  • the thickness of the active layer may preferably be greater than 1.5 nm.
  • steps S210 to S240 may be repeated a predetermined number of times.
  • the predetermined number may be 1 or more.
  • the predetermined number may be 7 or more.
  • FIG. 25 shows the results of testing the reliability of a multilevel element fabricated according to one embodiment of the present invention.
  • the I-V curve of the multilevel element fabricated according to one embodiment of the present invention was maintained even after 180 days.
  • the I-V characteristics in the second gate voltage range which is the current saturation range were well maintained. This suggests that a super-lattice structure composed of the active layer and the barrier layer provides excellent stability.
EP18213783.6A 2017-10-18 2018-10-18 Couche, élément multiniveaux, procédé de fabrication d'un élément multiniveaux et procédé de commande d'un élément multiniveaux Pending EP3640993A1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR20170134978 2017-10-18
EP18810876.5A EP3608970A4 (fr) 2017-10-18 2018-10-18 Couche, élément à plusieurs niveaux, et procédé de production d'élément à plusieurs niveaux et son procédé de commande
PCT/KR2018/012365 WO2019078651A1 (fr) 2017-10-18 2018-10-18 Couche, élément à plusieurs niveaux, et procédé de production d'élément à plusieurs niveaux et son procédé de commande

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
EP18810876.5A Division-Into EP3608970A4 (fr) 2017-10-18 2018-10-18 Couche, élément à plusieurs niveaux, et procédé de production d'élément à plusieurs niveaux et son procédé de commande
EP18810876.5A Division EP3608970A4 (fr) 2017-10-18 2018-10-18 Couche, élément à plusieurs niveaux, et procédé de production d'élément à plusieurs niveaux et son procédé de commande

Publications (1)

Publication Number Publication Date
EP3640993A1 true EP3640993A1 (fr) 2020-04-22

Family

ID=66281211

Family Applications (3)

Application Number Title Priority Date Filing Date
EP18810876.5A Pending EP3608970A4 (fr) 2017-10-18 2018-10-18 Couche, élément à plusieurs niveaux, et procédé de production d'élément à plusieurs niveaux et son procédé de commande
EP18213783.6A Pending EP3640993A1 (fr) 2017-10-18 2018-10-18 Couche, élément multiniveaux, procédé de fabrication d'un élément multiniveaux et procédé de commande d'un élément multiniveaux
EP18213778.6A Pending EP3651203A1 (fr) 2017-10-18 2018-10-18 Couche, élément multiniveaux, procédé de fabrication d'un élément multiniveaux et procédé de commande d'un élément multiniveaux

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP18810876.5A Pending EP3608970A4 (fr) 2017-10-18 2018-10-18 Couche, élément à plusieurs niveaux, et procédé de production d'élément à plusieurs niveaux et son procédé de commande

Family Applications After (1)

Application Number Title Priority Date Filing Date
EP18213778.6A Pending EP3651203A1 (fr) 2017-10-18 2018-10-18 Couche, élément multiniveaux, procédé de fabrication d'un élément multiniveaux et procédé de commande d'un élément multiniveaux

Country Status (5)

Country Link
US (1) US10991831B2 (fr)
EP (3) EP3608970A4 (fr)
JP (3) JP6836604B2 (fr)
KR (2) KR102196005B1 (fr)
CN (3) CN110741478B (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5412224A (en) * 1992-06-08 1995-05-02 Motorola, Inc. Field effect transistor with non-linear transfer characteristic
US20060263957A1 (en) * 2005-04-28 2006-11-23 The Hong Kong University Of Science And Technology Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom
US20130009145A1 (en) * 2011-07-04 2013-01-10 Samsung Electronics Co., Ltd. Transistor, Electronic Device Including Transistor, And Manufacturing Methods Thereof

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4142145A (en) * 1977-12-22 1979-02-27 The United States Of America As Represented By The Secretary Of The Navy Method for determining conduction-band edge and electron affinity in semiconductors
JPS58178572A (ja) * 1982-04-14 1983-10-19 Hiroyuki Sakaki 移動度変調形電界効果トランジスタ
JP2740166B2 (ja) * 1987-04-28 1998-04-15 日本電気株式会社 半導体積層構造
JP2941285B2 (ja) * 1988-05-16 1999-08-25 光技術研究開発株式会社 半導体レーザ装置
US5223724A (en) * 1990-07-31 1993-06-29 At & T Bell Laboratories Multiple channel high electron mobility transistor
EP0469768A1 (fr) * 1990-07-31 1992-02-05 AT&T Corp. Transistor à effet de champ linéaire en substance et procédé pour sa fabrication
JPH07161965A (ja) * 1993-12-10 1995-06-23 Fujitsu Ltd 半導体装置及び多値論理回路
JPH0869966A (ja) * 1994-08-30 1996-03-12 Nippon Hoso Kyokai <Nhk> 量子化構造作製方法
KR100222399B1 (ko) * 1996-12-09 1999-10-01 정선종 상온 고픽전류 공진 터널링 전자 장치
TW432895B (en) * 1998-05-08 2001-05-01 Huang Fu Guo The luminescent method to excite the coating energy level of electronic group to produce different visible electromagnetic wavelengths
JP4631103B2 (ja) 1999-05-19 2011-02-16 ソニー株式会社 半導体装置およびその製造方法
JP2001077022A (ja) * 1999-09-02 2001-03-23 Sumitomo Heavy Ind Ltd レーザを用いた結晶化膜の作製方法及びレーザ結晶化装置
US6992319B2 (en) 2000-07-18 2006-01-31 Epitaxial Technologies Ultra-linear multi-channel field effect transistor
JP2006513458A (ja) * 2002-08-02 2006-04-20 ウルトラドッツ・インコーポレイテッド 量子ドット、量子ドットを持つナノ複合材料、量子ドットを持つ光学デバイス、および関連した製造方法
KR101030433B1 (ko) * 2003-06-12 2011-04-20 주성엔지니어링(주) 챔버실드를 포함하는 화학기상증착 장치 및 챔버실드의 제조방법
KR100573225B1 (ko) 2003-09-24 2006-04-24 엘지.필립스 엘시디 주식회사 비정질 실리콘층의 결정화 방법
US7074657B2 (en) * 2003-11-14 2006-07-11 Advanced Micro Devices, Inc. Low-power multiple-channel fully depleted quantum well CMOSFETs
US7145174B2 (en) * 2004-03-12 2006-12-05 Hewlett-Packard Development Company, Lp. Semiconductor device
JP2007150165A (ja) * 2005-11-30 2007-06-14 Toyota Central Res & Dev Lab Inc 共鳴トンネル現象を利用する半導体装置とその製造方法
US7544572B2 (en) * 2005-11-30 2009-06-09 Advanced Micro Devices, Inc. Multi-operational mode transistor with multiple-channel device structure
KR20070068736A (ko) 2005-12-27 2007-07-02 삼성전자주식회사 매몰절연막 상에 형성된 다중 채널을 갖는 모스트랜지스터를 구비하는 반도체 장치 제조 방법
JP2010067802A (ja) * 2008-09-11 2010-03-25 Seiko Epson Corp 光電変換装置、電子機器、光電変換装置の製造方法および電子機器の製造方法
JP5267931B2 (ja) * 2008-10-29 2013-08-21 独立行政法人理化学研究所 光陰極半導体素子
KR101298017B1 (ko) * 2008-12-24 2013-08-19 한양대학교 산학협력단 Ｎ-형 유기-무기 나노복합 초격자 투명 반도체 박막, 상기의 제조 방법 및 전자 기기적 용도
US9018122B2 (en) * 2009-03-12 2015-04-28 The Regents Of The University Of California Nanostructures having crystalline and amorphous phases
KR20100112915A (ko) * 2009-04-10 2010-10-20 주성엔지니어링(주) 금속 산화물 박막 형성 방법 및 금속 산화물 박막 트랜지스터 제조 방법
JP2011249579A (ja) * 2010-05-27 2011-12-08 Fujifilm Corp 太陽電池およびその製造方法
JP2012059997A (ja) * 2010-09-10 2012-03-22 Hitachi Kokusai Electric Inc 半導体装置の製造方法及び基板処理装置
US9123768B2 (en) 2010-11-03 2015-09-01 L. Pierre de Rochemont Semiconductor chip carriers with monolithically integrated quantum dot devices and method of manufacture thereof
CN105336791B (zh) * 2010-12-03 2018-10-26 株式会社半导体能源研究所 氧化物半导体膜以及半导体装置
KR101460165B1 (ko) * 2011-02-18 2014-11-11 한양대학교 산학협력단 비휘발성 메모리 소자
JP2014116327A (ja) * 2011-03-31 2014-06-26 Sanyo Electric Co Ltd 光電変換装置
US9312390B2 (en) * 2012-07-05 2016-04-12 Semiconductor Energy Laboratory Co., Ltd. Remote control system
US9209288B2 (en) * 2012-12-21 2015-12-08 Intel Corporation Reduced scale resonant tunneling field effect transistor
KR102074942B1 (ko) * 2013-07-29 2020-02-10 삼성전자 주식회사 비휘발성 메모리 트랜지스터 및 이를 포함하는 소자
US9147615B2 (en) * 2014-02-14 2015-09-29 International Business Machines Corporation Ambipolar synaptic devices
KR101878161B1 (ko) 2015-02-12 2018-07-13 주성엔지니어링(주) 박막 트랜지스터 및 그 제조방법
KR102549926B1 (ko) * 2015-05-04 2023-06-29 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치, 반도체 장치의 제작 방법, 및 전자기기
US10944037B2 (en) * 2015-06-30 2021-03-09 Sumitomo Electric Industries, Ltd. Thermoelectric material, thermoelectric element, optical sensor, and method for manufacturing thermoelectric material
EP3185303A1 (fr) * 2015-12-22 2017-06-28 IMEC vzw Dispositif semi-conducteur à matériau bidimensionnel
CN114664949A (zh) * 2016-06-03 2022-06-24 株式会社半导体能源研究所 场效应晶体管
US9673311B1 (en) * 2016-06-14 2017-06-06 Semiconductor Components Industries, Llc Electronic device including a multiple channel HEMT
US10269923B2 (en) * 2016-10-19 2019-04-23 Taiwan Semiconductor Manufacturing Co., Ltd. HEMTs with an AlxGa1-xN barrier layer grown by plasma enhanced atomic layer deposition
KR102420080B1 (ko) * 2017-05-19 2022-07-13 삼성디스플레이 주식회사 다채널 박막 트랜지스터 및 이를 포함하는 화소
US10978561B2 (en) * 2017-10-18 2021-04-13 Iucf-Hyu (Industry-University Cooperation Foundation Hanyang University) Layer, multilevel element, method for fabricating multilevel element, and method for driving multilevel element
US11177449B2 (en) * 2018-12-12 2021-11-16 Industry-University Cooperation Foundation Hanyang University P-type semiconductor layer, P-type multilevel element, and manufacturing method for the element

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5412224A (en) * 1992-06-08 1995-05-02 Motorola, Inc. Field effect transistor with non-linear transfer characteristic
US20060263957A1 (en) * 2005-04-28 2006-11-23 The Hong Kong University Of Science And Technology Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom
US20130009145A1 (en) * 2011-07-04 2013-01-10 Samsung Electronics Co., Ltd. Transistor, Electronic Device Including Transistor, And Manufacturing Methods Thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
GODLEWSKI M ET AL: "ZnO layers grown by Atomic Layer Deposition: A new material for transparent conductive oxide", THIN SOLID FILMS, ELSEVIER, AMSTERDAM, NL, vol. 518, no. 4, 15 December 2009 (2009-12-15), pages 1145 - 1148, XP026776909, ISSN: 0040-6090, [retrieved on 20090511], DOI: 10.1016/J.TSF.2009.04.066 *

Also Published As

Publication number Publication date
CN111192914B (zh) 2023-10-31
EP3608970A1 (fr) 2020-02-12
CN110741478A (zh) 2020-01-31
JP2019212891A (ja) 2019-12-12
CN110741478B (zh) 2023-08-29
CN111435681B (zh) 2023-10-27
US10991831B2 (en) 2021-04-27
JP6868907B2 (ja) 2021-05-12
JP6860931B2 (ja) 2021-04-21
KR102196005B1 (ko) 2020-12-30
JP6836604B2 (ja) 2021-03-03
CN111435681A (zh) 2020-07-21
US20190214291A1 (en) 2019-07-11
JP2019208002A (ja) 2019-12-05
EP3651203A1 (fr) 2020-05-13
KR20190043490A (ko) 2019-04-26
KR102250003B1 (ko) 2021-05-11
JP2019537235A (ja) 2019-12-19
CN111192914A (zh) 2020-05-22
KR20190043491A (ko) 2019-04-26
EP3608970A4 (fr) 2020-11-25

Similar Documents

Publication Publication Date Title
US8796679B2 (en) Thin film transistor having semiconductor active layer
Fujiwara et al. Surrounding gate vertical-channel FET with a gate length of 40 nm using BEOL-compatible high-thermal-tolerance In-Al-Zn oxide channel
US10978561B2 (en) Layer, multilevel element, method for fabricating multilevel element, and method for driving multilevel element
US11854895B2 (en) Transistors with channels formed of low-dimensional materials and method forming same
US11177449B2 (en) P-type semiconductor layer, P-type multilevel element, and manufacturing method for the element
Kim et al. Atomic layer deposition for nanoscale oxide semiconductor thin film transistors: review and outlook
US10991831B2 (en) Layer, multilevel element, method for fabricating multilevel element, and method for driving multilevel element
KR102265038B1 (ko) P형 반도체층, p형 멀티레벨 소자, 및 p형 멀티레벨 소자의 제조방법
US11417729B2 (en) Transistors with channels formed of low-dimensional materials and method forming same
US11985835B2 (en) Film structure, element, and multilevel element
JP7207784B2 (ja) 膜構造体、素子およびマルチレベル素子
US20210384452A1 (en) Film structure, element, and multilevel element
KR102276295B1 (ko) 인듐 산화물 반도체층을 구비하는 멀티레벨 소자 및 멀티레벨 소자의 제조방법
KR102276293B1 (ko) 양극성 멀티레벨 소자
KR102618332B1 (ko) 텔루륨막들을 액티브층들로 구비하는 p형 멀티레벨 소자

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: UNKNOWN

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20191107

AC Divisional application: reference to earlier application

Ref document number: 3608970

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20211111