EP1714325A1 - Transistors a heterojonctions a base de nitrure comportant des barrieres d'energie induite par transfert de charge et leurs procedes de fabrication - Google Patents

Transistors a heterojonctions a base de nitrure comportant des barrieres d'energie induite par transfert de charge et leurs procedes de fabrication

Info

Publication number
EP1714325A1
EP1714325A1 EP04785260A EP04785260A EP1714325A1 EP 1714325 A1 EP1714325 A1 EP 1714325A1 EP 04785260 A EP04785260 A EP 04785260A EP 04785260 A EP04785260 A EP 04785260A EP 1714325 A1 EP1714325 A1 EP 1714325A1
Authority
EP
European Patent Office
Prior art keywords
layer
channel layer
barrier
channel
nitride
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP04785260A
Other languages
German (de)
English (en)
Other versions
EP1714325B1 (fr
Inventor
Adam William Saxler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wolfspeed Inc
Original Assignee
Cree Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cree Inc filed Critical Cree Inc
Publication of EP1714325A1 publication Critical patent/EP1714325A1/fr
Application granted granted Critical
Publication of EP1714325B1 publication Critical patent/EP1714325B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
    • H01L29/7783—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/207—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds further characterised by the doping material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/802—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with heterojunction gate, e.g. transistors with semiconductor layer acting as gate insulating layer, MIS-like transistors

Definitions

  • the present invention relates to high frequency transistors and in particular relates to microwave field effect transistors (FETs) that incorporate nitride-based active layers.
  • FETs microwave field effect transistors
  • the present invention relates to transistors formed of nitride semiconductor materials that can make them suitable for high power, high temperature, and/or high frequency applications. Materials such as silicon (Si) and gallium arsenide (GaAs) have found wide application in semiconductor devices for lower power and (in the case of Si) lower frequency applications.
  • GaAs based HEMTs have become the standard for signal amplification in civil and military radar, handset cellular, and satellite communications. GaAs has a higher electron mobility (approximately 6000 cm /V-s) and a lower source resistance than Si, which may allow GaAs based devices to function at higher frequencies.
  • GaAs has a relatively small bandgap (1.42 eN at room temperature) and relatively small breakdown voltage, which may prevent GaAs based HEMTs from providing high power at high frequencies.
  • wide bandgap semiconductor materials such as silicon carbide (2.996 eN for alpha SiC at room temperature) and the Group III nitrides (e.g., 3.36 eV for Ga ⁇ at room temperature). These materials typically have higher electric field breakdown strengths and higher electron saturation velocities as compared to gallium arsenide and silicon.
  • HEMT high electron mobility transistor
  • MODFET modulation doped field effect transistor
  • HFET Heterostructure Field Effect Transistor
  • the 2DEG which forms due to the presence of an accumulation layer in the smaller bandgap material, can contain a very high sheet electron concentration in excess of, for example, 10 13 carriers/cm 2 even though the material is nominally undoped. Additionally, electrons that originate in the wider-bandgap semiconductor transfer to the 2DEG, allowing a high electron mobility due to reduced ionized impurity scattering. This combination of high carrier concentration and high carrier mobility can give the HEMT a very large transconductance and may provide a performance advantage over metal- semiconductor field effect transistors (MESFETs) for high-frequency applications, although MESFETs continue to be suitable for certain applications based on factors such as cost and reliability.
  • MESFETs metal- semiconductor field effect transistors
  • High electron mobility transistors fabricated in the gallium nitride (GaN) material system have the potential to generate large amounts of RF power because of the combination of material characteristics that includes the aforementioned high breakdown fields, their wide bandgaps, large conduction band offset, and/or high saturated electron drift velocity.
  • polarization of GaN-based materials contributes to the accumulation of carriers in the 2DEG region.
  • GaN-based HEMTs have already been demonstrated.
  • HEMT device having a semi-insulating silicon carbide substrate, an aluminum nitride buffer layer on the substrate, an insulating gallium nitride layer on the buffer layer, an aluminum gallium nitride barrier layer on the gallium nitride layer, and a passivation layer on the aluminum gallium nitride active structure.
  • Improvements in the manufacturing of GaN semiconductor materials have focused interest on the development of GaN HEMTs for high frequency, high temperature and high power applications.
  • GaN-based materials have large bandgaps, and high peak and saturation electron velocity values [B. Belmont, K. Kim and M.
  • GaN HEMTs can also have 2DEG sheet densities in excess of 10 13 /cm 2 and relatively high electron mobility (up to 2000 cm 2 /N-s) [R. Gaska, J.W. Yang, A. Osinsky, Q. Chen, M.A. Khan, A.O. Orlov, G.L. Snider and M.S. Shur, Appl.Phys.Lett., 72, 707 (1998)]. These characteristics may allow GaN HEMTs to provide high power at higher frequencies.
  • a conventional GaN HEMT structure 110 is illustrated in Figure 14.
  • a channel layer 114 is formed on buffer layer 113 on a substrate 112.
  • a barrier layer 116 is formed on the channel layer 114.
  • a source electrode 118 and a drain electrode 120 form ohmic contacts through the surface of the barrier layer 116 to the electron layer that is present at the top of the channel layer 114.
  • a gate electrode 122 forms a non-ohmic contact to the surface of the barrier layer 116.
  • the channel layer 114 includes GaN while barrier layer 116 includes AlGaN. Because of the presence of aluminum in the crystal lattice, AlGaN has a wider bandgap than GaN. Thus, the interface between a GaN channel layer 114 and an AlGaN barrier layer 116 forms a heterostructure or heteroj unction where energy bands are deformed due to, for example, Fermi level alignment and polarization in the material.
  • Figure 15 is an exemplary band diagram showing the energy levels in the device along a portion of section I-I' of Figure 14.
  • the barrier layer 116 has a lower electron affinity (X) than the channel layer 114, when the Fermi levels in the materials align due to charge transfer, the energy bands of the channel layer 114 are shifted upwards, while those of the barrier layer are shifted downwards.
  • the conduction band E c dips below the Fermi level (Ef) in the area of the channel layer 114 that is immediately adjacent to barrier layer 116, forming a narrow accumulation region.
  • a two dimensional electron gas (2DEG) sheet charge region 115 is induced in the accumulation region at the heteroj unction between the channel layer 114 and the barrier layer 116.
  • the barrier layer 116 is made sufficiently thin so as to be depleted of mobile carriers by the junction formed with the gate 122 and the resulting shape of the conduction band.
  • the conduction and valence bands in the barrier layer 116 are further distorted due to polarization effects. This very important property of the heterostructures in the Ill-Nitride system may be essential for the high performance of the GaN HEMT.
  • the total number of free electrons is enhanced greatly by pseudomorphic strain in the barrier layer relative to the channel. Due to localized piezoelectric effects, the strain causes an enhanced electric field and a higher electron concentration than would, typically, be possible were the strain not present. Electrons in the 2DEG sheet charge region 115 demonstrate high carrier mobility. Moreover, because the sheet charge region is extremely thin, the carriers are subject to reduced impurity scattering that may improve the device's noise characteristics.
  • the source to drain conductivity of this device structure is modulated by applying a voltage to the gate electrode 122.
  • the conduction band beneath the gate is elevated, with the result that the conduction band E c in the vicinity of the sheet charge region 115 becomes elevated above the Fermi level, and a portion of the sheet charge region 115 is depleted of carriers, thereby preventing or reducing the flow of current from source 118 to drain 120.
  • GaN GaN
  • the high lattice mismatch between A1N and GaN dictates that the thickness of the A1N layer should be less than 50 A. If the layer is thicker, the device can experience problems with its ohmic contacts, the material quality in the layer begins to degrade, the device's reliability decreases, and the material is more difficult to grow.
  • a HEMT with a 5 ⁇ A or less A1N layer may be susceptible to high gate leakage.
  • GaN-based HEMTs have demonstrated exceptional power densities, a number of technical challenges still remain to be overcome before the devices can achieve commercial success.
  • one problem that may limit the performance and lifetime of certain GaN-based HEMTs is free carrier trapping, which may occur when carriers migrate away from the 2DEG region and become trapped in a surface dielectric region or in a buffer region beneath the channel. Such trapping may result in degradation in performance and/or reliability of a device.
  • Some attempts have been made to improve confinement of carriers within a HEMT channel by providing a second heterojunction below the channel - a so-called Double Heterostructure HEMT or DH-HEMT.
  • the amount of confinement due to the heterobarrier (which is a function of the difference in electron affinity between a wide- bandgap layer and the narrower-bandgap channel) may not be sufficiently large to result in effective confinement.
  • the polarization charges present in the material may reduce the confinement effect of the heterobarrier.
  • the mere presence of a heterojunction alone below the channel may not be sufficient to effectively prevent carriers from migrating away from the 2DEG region into the buffer region where they can become trapped.
  • the structure of a DH-HEMT provides no additional barrier against surface trapping effects.
  • Another problem associated with the transit of carriers away from the channel region is linearity. When carriers are not confined to the channel, the ability to control their action via the applied gate voltage may be reduced, resulting in undesirable nonlinear transconductance characteristics. The problems associated with free carrier trapping may also affect the performance of other types of nitride field effect transistors, such as GaN-based MESFETs.
  • Embodiments of the present invention provide nitride-based field effect transistors having a substrate, a channel layer that includes InAlGaN formed on the substrate; source and drain ohmic contacts in electrical communication with the channel layer; and a gate contact formed on the channel layer.
  • At least one energy barrier is formed between the channel layer and the substrate or between the channel layer and a surface of the device opposite the substrate.
  • the energy barrier may include an electron source layer in proximity with a hole source layer.
  • the energy barrier has an associated electric field directed away from the channel layer.
  • the energy barrier may arise due to charge transfer between the electron source layer and the hole source layer and may have a peak electric field in excess of about 2xl0 5 N/cm.
  • a HEMT capable of high-frequency operation that includes a substrate; a channel layer that includes InAlGaN formed on the substrate, a barrier layer that includes InAlGaN formed on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer.
  • the barrier layer and the channel layer cooperatively induce a two-dimensional electron gas at an interface between the channel layer and the barrier layer.
  • At least one energy barrier is formed adjacent the barrier layer and/or the channel layer, the energy barrier includes an electron source layer in proximity with a hole source layer.
  • the electron source layer includes a layer doped with n-type dopants.
  • the electron source layer includes a heterointerface between a first InAlGaN layer and a second InAlGaN layer. In certain embodiments the electron source layer includes a heterointerface between the channel layer and the barrier layer.
  • the hole source layer may include a layer doped with p-type dopants. In certain embodiments, the hole source layer includes a layer co-doped with deep-level transition elements and shallow acceptor dopants, or doped with deep level acceptor dopants.
  • the hole source layer may include a heterointerface between a first InAlGaN layer and a second InAlGaN layer.
  • the electron source layer and the hole source layer may or may not be fully depleted under equilibrium conditions.
  • An energy barrier according to embodiments of the present invention may provide a built-in potential barrier in excess of about 0.5V.
  • the energy barrier may provide a built-in potential barrier in excess of about IN.
  • the energy barrier may provide a built-in potential barrier in excess of about 2N.
  • Embodiments of the present invention also include forming a channel region and forming an energy barrier that opposes the movement of carriers away from the channel region.
  • Some embodiments of the invention include forming a channel region and forming an energy barrier that opposes the movement of carriers away from the channel region on each side of the channel region.
  • forming an energy barrier includes forming an electron source layer, a hole source layer, and a high field region between the electron source layer and the hole source layer.
  • the channel layer may be formed on the electron source layer.
  • the electron source layer may be formed after formation of the channel layer.
  • a hole source layer is formed, a high field region is formed on the hole source layer, and an electron source layer is formed on the high field region.
  • a channel layer is formed on the electron source layer.
  • a barrier layer may be formed on the channel layer in order to facilitate generation of a 2DEG region between the channel layer and the barrier layer.
  • a channel layer is formed, an electron source layer is formed on the channel layer, a high field region is formed on the electron source layer and a hole source layer is formed on the high field region.
  • the built-in potential is generated by a quantum well adjacent the channel layer.
  • the quantum well may be provided by a first nitride layer adjacent the channel layer and a second Group Ill-nitride based layer adjacent the first nitride layer and opposite the channel layer.
  • the first nitride layer has a band gap that is narrower than a band gap of the channel layer and a lattice constant that is larger than a lattice constant of the channel layer
  • the second Group Ill-nitride based layer has a band gap and a lattice constant that are substantially the same as the band gap and lattice constant of the channel layer.
  • the first nitride layer is InN and the channel layer and second Group Ill-nitride based layer are GaN.
  • the first nitride layer may have a thickness of about one or two monolayers.
  • the channel layer may have a thickness of from about 30 A to about 300 A.
  • Figure 1 is a schematic drawing showing a transistor structure according to embodiments of the present invention.
  • Figure 1A is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
  • Figure 2 is an illustrative graph showing (a) the charge density, (b) electric field and (c) electric potential within a region of the structure of Figure 1.
  • Figure 3 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 1.
  • Figure 4 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
  • Figure 5 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 4.
  • Figure 6 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
  • Figure 7 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 6.
  • Figure 8 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
  • Figure 9 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 8.
  • Figure 10 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
  • Figure 11 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 10.
  • Figure 12 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
  • Figure 13 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 12.
  • Figure 14 is a schematic diagram of a prior art HEMT structure.
  • Figure 15 is an illustrative graph of the band diagram of a region within the structure illustrated in Figure 14.
  • Figures 16-18 are flowcharts illustrating operations according to further embodiments of the invention.
  • references herein to a layer formed "on" a substrate or other layer may refer to the layer formed directly on the substrate or other layer or on an intervening layer or layers formed on the substrate or other layer.
  • the term “and/or” includes any and all combinations of one or more of the associated listed items. It will be understood that although the terms first, second, etc. may be used herein to describe various regions, layers, and/or sections, these regions, layers, and/or sections should not be limited by these terms. These terms are only used to distinguish one region, layer, or section from another region, layer, or section.
  • a first region, layer, or section discussed below could be termed a second region, layer, or section, and similarly, a second without departing from the teachings of the present invention.
  • confinement of carriers in the channel is an important concern in the design of a nitride-based field effect transistor.
  • Embodiments of the present invention may provide enhanced confinement of carriers through the inclusion of a high-field region on one or both sides of a channel.
  • the electric field in the high field region may be generated by the transfer of charge between an electron source region and a hole source region.
  • the electric field in the high field region is directed away from the channel.
  • the electric field opposes the movement of negatively charged electrons away from the channel.
  • Group III nitride refers to those semiconducting compounds formed between nitrogen and the elements in Group III of the periodic table, usually aluminum (Al), gallium (Ga), and/or indium (In).
  • Al aluminum
  • Ga gallium
  • In indium
  • the term also refers to ternary and quaternary compounds such as AlGaN and AlInGaN.
  • the Group III elements can combine with nitrogen to form binary (e.g., GaN), ternary (e.g., AlGaN, AlInN), and quaternary (e.g., AlInGaN) compounds.
  • the term InAlGaN may refer to GaN, InN, A1N, AlGaN, AlInN, InGaN and/or AlInGaN unless otherwise specified or limited. Accordingly, the terms “InAlGaN”, “Group Ill-nitride material” and “nitride-based material” are used interchangeably throughout this specification.
  • HEMT high electron mobility transistor
  • the transistor 10 includes a substrate 12 that may be, for example, semi-insulating silicon carbide (SiC) of the 4H polytype.
  • silicon carbide candidate polytypes including the 2H, 3C, 6H, and 15R polytypes may be utilized.
  • the term "semi-insulating" is used descriptively in a relative sense rather than in an absolute sense.
  • the silicon carbide bulk crystal may have a resistivity equal to or higher than about lxl 0 5 ⁇ - cm at room temperature.
  • a buffer layer 13 on the substrate 12 provides an 1 appropriate crystalline transition between the substrate 12 and the remainder of the device.
  • Buffer layer 13 may include one or more layers of InAlGaN.
  • buffer layer 13 may include A1N or AlGaN.
  • Silicon carbide has a much closer crystal lattice match to Group III nitrides than does sapphire (Al 2 O 3 ), which is a very common substrate material for Group III nitride devices. The closer lattice match may result in Group III nitride films of higher quality than those generally available on sapphire. Silicon carbide also has a very high thermal conductivity so that the total output power of Group III nitride devices on silicon carbide is, typically, not as limited by thermal dissipation of the substrate as in the case of the same devices formed on sapphire. Also, the availability of semi-insulating silicon carbide substrates may provide for device isolation and reduced parasitic capacitance.
  • silicon carbide is the preferred substrate material
  • embodiments of the present invention may utilize any suitable substrate, such as sapphire, aluminum nitride, aluminum gallium nitride, gallium nitride, silicon, GaAs, LGO, ZnO, LAO, InP and the like.
  • an appropriate buffer layer also may be formed.
  • Suitable SiC substrates are manufactured by, for example, Cree, Inc., of Durham, N.C., the assignee of the present invention, and the methods for producing are described, for example, U. S. Patent Nos. Re. 34,861; 4,946,547; 5,200,022; and 6,218,680, the contents of which are incorporated herein by reference in their entirety.
  • a transistor 10 includes a channel layer 14.
  • the channel layer 14 includes InAlGaN.
  • the channel layer 14 includes AlxGa ⁇ xN (0 ⁇ x ⁇ 1).
  • the channel layer 14 includes GaN.
  • the channel layer 14 may be undoped and may be grown to a thickness of between about 50 and about 500 A.
  • the channel layer 14 may be thinner than channel layers in conventional GaN HEMT devices, which are typically greater than 500 A in thickness.
  • many of the embodiments, including the embodiment of Figure 1 may be formed using N-polar or non-polar material without departing from the scope of the invention.
  • a barrier layer 16 is provided on the channel layer 14.
  • the barrier layer 16 may be a
  • the barrier layer 16 may be AlGaN, AlInGaN, AlInN and/or A1N.
  • the barrier layer 16 may be at least about 10 nm thick, but is not so thick as to cause cracking or defect formation therein.
  • the barrier layer 16 should be thin enough that it is completely depleted under equilibrium conditions.
  • the barrier layer 16 is undoped or doped with activated donor atoms at a concentration of less than about 10 cm " .
  • the barrier layer 16 may be delta-doped at a concentration of up to about 10 13 cm "2 at a distance of about 100 A from the interface between barrier layer 16 and channel layer 14.
  • the barrier layer 16 includes Al x Ga ⁇ x N where 0 ⁇ x ⁇ 1. In certain embodiments of the present invention, the barrier layer 16 includes AlGaN with an aluminum concentration of between about 5% and about 100%. In specific embodiments of the present invention, the aluminum concentration is greater than about 10%. The barrier layer 16 has a bandgap greater than that of the channel layer 14. The barrier layer may also be provided with multiple layers as described in United
  • a GaN/AIN structure may be utilized to reduce or prevent alloy scattering.
  • An optional InAlGaN contact layer or cap layer (not shown) may be provided on the barrier layer 16 to facilitate the formation of contacts of the transistor 10.
  • An example of such a cap layer is disclosed in U.S. application serial no. 09/904,333 filed July 12, 2001 for "ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE BASED CAP SEGMENT AND METHODS OF FABRICATING SAME," which is referenced above.
  • compositionally graded transition layer (not shown) between the barrier layer 16 and the contact or cap layer.
  • the source contact 18, the drain contact 20 and the gate contact 22 may be fabricated as described in U.S. Patent No. 6,316,793. ' As discussed above, a 2DEG sheet charge region 15 is induced at the interface i between channel layer 14 and barrier layer 16.
  • a region 32 having a high electric field is provided between the channel layer 14 and the buffer layer 13.
  • the high field is generated by charge transfer between an electron source layer 34 and a hole source layer 30 which are spaced apart by a distance "d" which defines the thickness of the high field region 32.
  • the electron source layer 34 may include a thin layer of a Group Ill-nitride material such as Al x Ga ⁇ - x N (0 ⁇ x ⁇ 1) that is highly doped with donor (n-type) dopants
  • the hole source layer 30 may include a thin layer of a Group Ill-nitride material such as Al x Ga ⁇ -x N (0 ⁇ x ⁇ 1) that is highly doped with acceptor (p-type) dopants.
  • the electron source layer 34 and the hole source layer 30 are spaced apart by a distance "d" that defines a high field region 32 therebetween.
  • the electron source layer 34 and the hole source layer 30 When the electron source layer 34 and the hole source layer 30 are formed, charge transfer between the layers occurs to cause the Fermi levels of the layers to align (t ' .e. to ensure that under equilibrium conditions, the average electron energy is the same throughout the structure).
  • This charge transfer causes a depletion region to form between the electron source region and the hole source region.
  • the charge transfer may fully deplete the electron source region and/or the hole source region.
  • the depletion region is characterized by a high electric field directed away from the channel layer 14.
  • the magnitude of the induced electric field is proportional to the doping levels in the electron source layer and the hole source layer.
  • a built-in potential is developed between the electron source layer and the hole source layer that is proportional to the thickness of the high field region (i.e.
  • the distance between the electron source region and the hole source region is selected appropriate values for the thickness, doping level and spacing of the electron source layer 34 and the hole source layer 30, a potential barrier up to the bandgap (less the donor and acceptor ionization energies) may be formed. However, it may be preferable to provide a potential barrier somewhat less than the theoretical maximum, for example less than about 3 eN for GaN (which has a nominal bandgap of about 3.5 eN) .
  • the buffer 13 may be doped with deep acceptors as described in S. Heikman et al, Growth of Fe-Doped Semi-insulating Ga ⁇ by Metalorganic Chemical Napor Deposition, Appl. Phys. Let. 81, pp.
  • the distance "d" between the electron source layer and the hole source layer and the magnitude of the electric field E collectively determine the magnitude of the potential barrier provided by the high field region 32.
  • the electric field between the two sheets of charge is then (q x P Sheet )/ ⁇ where q is the elementary charge (1.602*10 "19 C) and ⁇ is the dielectric constant of the material (about 9 * 8.85 *10 "14 F/cm for GaN).
  • the electric field would be about P sheet * (2xl0 "7 N-cm). 19 9 ⁇
  • the field would be about 2x10 N/cm.
  • the built in voltage is the product of the electric field with the separation distance d.
  • N bi d * (q * P sh eet )/ ⁇ ' This voltage is necessarily less than E g -E a -E d where E g is the energy gap, E a is the acceptor ionization energy relative to the valence band and E d is the donor ionization energy relative to the conduction band.
  • a voltage for the barrier should be chosen to be safely below E g -E a -E d . So, ifN b i ⁇ (E g -E a -Ed)/q Then d x (q x P s heet)/ ⁇ ⁇ (E g -E a -E d )/q d x Psheet (2xl0 "7 N-cm) ⁇ (E g -E a -Ed)/q d x P S heet ⁇ 5x10 6 x (E g -E a -E d )/q (V 1 ) If we assume relatively shallow acceptors and donors, a 2V barrier may be an appropriate goal.
  • the semiconductor crystal may be delta doped.
  • delta doping refers to doping a semiconductor layer with a very high density of dopants in a very thin region.
  • the semiconductor crystal of Al x Ga ⁇ -x N may be doped with an acceptor such as Mg or Zn at an activated concentration of about 10 18 cm "3 for a depth of about 10 nm.
  • Hole source layer 30 may be doped with deep level acceptor elements such as Fe or V.
  • hole source layer 30 may be co-doped with deep level transition elements, such as Fe or V, along with shallow acceptor dopants, such as Zn and/or Mg.
  • the electron source layer may be 1 doped with Si, Ge or O atoms.
  • other forms of doping may be used in conjunction with thicker layers. For example, doping in the layers could be progressively graded or abrupt.
  • the electron source layer and the hole source layer may be thicker or thinner than 10 nm.
  • the electron source layer and hole source layer may each range in thickness from about 0.2 nm to about 100 nm.
  • the electron source layer and the hole source layer do not have to have the same thickness or doping density.
  • "d" may be less than about 0.1 ⁇ m.
  • the thickness "d" of the high field region 32 may range from about 10 nm to about 200 nm.
  • different doping levels and spacings may be chosen.
  • the barrier may have a potential height of less than about 0.5N.
  • the barrier height may be about IN or less. In still other embodiments, the barrier height may be about 2N or less. As discussed above, the limit on the barrier height is that it be less than (E g -E a -Ed).
  • the electron source layer may include the 2DEG region induced at the interface of the barrier layer and the channel layer. In such embodiments, the 2DEG region should not be fully depleted by the hole source region. An example of such embodiments is shown in Figure 1 A in which a hole source region 30 is formed beneath the channel layer 14. The 2DEG region 15 at the interface between channel layer 14 and barrier layer 16 acts as the electron source layer 34.
  • the entire channel layer 14 may function as a high-field region 32 that opposes the movement of carriers away from the 2DEG region 15.
  • Figure 3 is a graph of energy level versus position (x) in portions of the transistor 10. Because of the presence of aluminum in the crystal lattice, AlGa ⁇ has a wider bandgap than Ga ⁇ . Thus, the interface between the channel layer 14 and the barrier layer 16 forms a heterostructure in which the conduction and valence bands E c and E v are offset. Charge is induced due to the piezoelectric effect and spontaneous doping. The conduction band E c dips below the Fermi level E f in the area of the channel layer 14 that is immediately adjacent to the barrier layer 16.
  • a two dimensional electron gas (2DEG) sheet charge region is induced at the heterojunction between the channel layer 14 and the barrier layer 16, while layer 16 is depleted of mobile carriers due to the shape of the conduction band.
  • the conductivity of this region is modulated by applying a voltage to the gate electrode 22.
  • a reverse voltage is applied, the conduction band in the vicinity of conduction layer 15 is elevated above the Fermi level, and a portion of the conduction layer 15 is depleted of carriers, thereby preventing the flow of current from the source 18 to the drain 20.
  • an energy barrier is formed by inserting the electron source layer 34 and the hole source layer 30 between the channel layer 14 and the buffer layer 13.
  • the electron source layer 34 and the hole source layer 30 are spaced apart by a distance "d" which defines a region 32 having a high electric field.
  • the slope of the energy bands within the region 32 is directly related to the strength of the electric field in this region.
  • the large slope of the conduction band Ec within the high field region 32 presents a large potential barrier that opposes the movement of electrons from the channel layer 14 toward the buffer layer 13. More specifically, the potential barrier created by the high field region 32 tends to cause electrons in the 2DEG region not to migrate into the buffer region where they could become trapped or become less susceptible to influence by a gate voltage.
  • Figure 4 Other embodiments of the present invention are illustrated in Figure 4.
  • structure 10 A of Figure 4 includes a substrate 12, a buffer layer 13, a channel layer 14 and a barrier layer 16 which are formed as described above in connection with Figure 1.
  • Structure 10A further includes an electron source region 34 and a high electric field region 32.
  • electron source region 34 that may include a thin, highly doped semiconductor layer.
  • the hole source layer 30 is provided by a heterointerface between a first layer-38 that provides the high field region 32 and a second layer 36. It will be understood that the heterointerface between the first layer 38 and the second layer 36 may include an abrupt or graded junction.
  • the second layer 36 which may include Al x Ga ⁇ - x N (0 ⁇ x ⁇ 1), has a higher bandgap than the first layer 38.
  • the second layer 36 may be undoped, lightly doped with shallow p-type dopants and/or doped with deep-level p-type dopants. Accordingly, when the first and second layers 38 and 36 are formed, the region near the heterointerface between the first and second layers 38 and 36 is induced to become highly p- type due to piezoelectric band bending. Thus, even though the structure does not include a highly p-doped layer, a quasi-p-type region is induced at the interface between the first and second layers 38 and 36 that serves as a hole source region.
  • the transfer of carriers between the quasi- p-type region created at the interface between the first and second layers 38 and 36 and the electron source layer 34 creates a high field region 32 that serves as a barrier against electrons transiting away from the 2DEG region 15.
  • the second layer 36 comprises InAlGaN.
  • the second layer 36 may include Al x Ga ⁇ -x N with 0.02 ⁇ x ⁇ 0.2.
  • the second layer 36 may also have a graded composition for lattice matching or strain relief.
  • the second layer 36 may be from lOnm to lO ⁇ m thick.
  • the second layer 36 may be omitted altogether if buffer layer 13 has a suitable aluminum composition such that an interface between buffer layer 13 and the first layer 38 forms a heterojunction capable of acting as a hole source layer.
  • An illustrative band diagram for the structure of Figure 4 is shown in Figure 5. As illustrated in Figure 5, a high field region 32, characterized by a steep positive slope of the conduction band, is formed between an electron source layer 34 and a hole source layer 30A formed at an interface between high field region 32 and the second layer 36. The electric field within the high field region 32 opposes the movement of carriers away from channel layer 14. As discussed above, it may also be desirable to prevent as many carriers from the channel layer 14 from reaching the surface of a transistor device.
  • a potential barrier is formed in the structure to resist or oppose the movement of carriers away from the channel layer 14 towards the surface of the device.
  • Figure 6 illustrates embodiments of the invention in which a potential barrier is formed between the barrier layer 16 and the upper surface 50 of a device 10B by means of a hole source layer 40 and an electron source layer 44 positioned sufficiently close to each other form a high field region 42 there between.
  • device 10B includes a substrate 12, a buffer layer 13, a channel layer 14 and a barrier layer 16.
  • the electron source layer 44 may be formed on the barrier layer 16.
  • the thickness and doping of the electron source layer 44 may be the same as described in connection with reference to the electron source layer 34 of Figure 1.
  • the hole source layer 40 is formed in close proximity to the electron source layer 44 but spaced apart by a distance "d" that defines high field layer 42.
  • An optional cap layer 46 may be formed on the hole source layer 40.
  • a passivation layer 52 covers the exposed upper surfaces of the device 10B.
  • the passivation layer 52 may include SiN and/or SiO 2 . The formation of passivation layers on GaN-based layers is well known in the art.
  • the contacts may be desirable to recess the contacts, for example by etching through the hole source layer 40, the high field layer 42 and the electron source layer 44 to expose a surface of barrier layer 16 prior to metallization as illustrated in Figure 6.
  • the etch extends only into high field layer 42 or electron source layer 44 prior to metallization as shown in Figures 10 and 8 respectively.
  • the exposed surface may also be implanted with ions to provide a better surface for forming an ohmic contact.
  • An illustrative band diagram for the structure of Figure 6 is shown in Figure 7.
  • a high field region 42 characterized by a steep negative slope of the conduction band, is formed between an electron source layer 44 and a hole source layer 40 in a device 10B.
  • the electric field within the high field region opposes the movement of carriers away from the channel layer 14 towards the surface 50 of the device 10B.
  • the hole source layer 40 may be provided by a heterojunction interface between the high-field layer and a higher-bandgap layer.
  • Figure 8 Such an embodiment is illustrated in Figure 8 in which an electron source layer 44 is formed on the barrier layer 16.
  • a high field layer 42 is formed on the electron source layer 44 and a layer 48 having a narrower bandgap than the high field layer 42 forms an abrupt or graded heterojunction with the high field layer 42.
  • the lower band-gap layer 48 which may include Al x Ga 1-x N (0 ⁇ x ⁇ 1), may be undoped or lightly doped with p-type dopants. Accordingly, when the layers are formed, the region near the heterointerface between layers 48 and 42 is induced to act as a hole source due to spontaneous and piezoelectric polarization charge. Thus, even though the structure does not include a highly p-doped layer, a quasi-p- type region 40 is induced at the interface between layers 42 and 48 which serves as a hole source region.
  • An illustrative band diagram of the device 10C is shown in Figure 9.
  • Device structure 10D includes a potential barrier below the channel layer 14 (i.e. between channel layer 14 and buffer layer 13) formed by the electron source layer 34 and the hole source layer 30 as well as a potential barrier above the channel layer 14 (i.e. between the barrier layer 16 and the upper surface 50 of the device 10D) formed by the electron source layer 44 and the hole source layer 40.
  • FIG. 11 An illustrative band diagram for the structure of device 10D is shown in Figure 11.
  • large potential barriers are formed on both sides of the channel layer to oppose the movement of carriers away from the channel region in either direction.
  • the hole source layers 30, 40 could be formed as thin layers doped with high concentrations of acceptors or they could be induced at heterojunction interfaces as described in connection with the embodiments of Figures 8 and 4.
  • Other embodiments of the present invention are illustrated in Figure 12.
  • structure 10E of Figure 12 includes a substrate 12, a buffer layer 13, a channel layer 14 and a barrier layer 16 which are formed as described above in connection with Figure 1.
  • Structure 10E further includes interface regions 30A and 34A between which a quantum well is formed.
  • the first layer 38 has a narrower band gap and larger lattice constant than the channel layer 14 and the second layer 36 so as to provide a quantum well that provides the barrier.
  • the first layer 38 is InN and the channel layer 14 and second layer 36 are GaN.
  • the layer may be approximately 1 monolayer thick ( ⁇ 3A).
  • the charge anticipated with an InN/GaN interface is expected to be very high (>2E14 cm "2 ), so no more than ⁇ 2 monolayers would be desired for a large barrier.
  • the interfaces 30A and 34A are the hole and electron source regions, respectively, each posessing this very large charge density. Therefore, a very thin layer 38 is capable of producing a large barrier as previously described.
  • the InN layer should be kept thin enough so that there are no allowed energy levels formed within the quantum well that may act as electron or hole traps. Accordingly, for a GaN/InN/GaN structure, the InN should be kept below ⁇ 2 monolayers for this reason.
  • the thickness would need to be increased approximately linearly as the band offset is decreased, but the maximum allowable thickness for forbidding quantum levels within the well scales only approximately as the square root - therefore a large discontinuity in band gap may be desirable.
  • Interface regions 30A and 34A may each be either abrupt or graded.
  • the channel layer 14 may be a thin layer ( ⁇ 30-300 A) -just thick enough to contain the 2DEG and allow enough thickness to switch to high quality GaN during the growth.
  • MBE or high pressure MOCND may be utilized rather than conventional reduced pressure MOCND.
  • An illustrative band diagram for the structure of Figure 12 is shown in Figure 13. As illustrated in Figure 13, a high field region 32, characterized by a steep positive slope of the conduction band, is formed by the quantum well provided by channel layer 14, the first layer 38 and the second layer 36.
  • Embodiments of the present invention illustrated in Figure 12 provide a Ga ⁇ /InGa ⁇ /Ga ⁇ (including Ga ⁇ /In ⁇ /Ga ⁇ ) structure and, therefore, may provide a channel that is a binary for reduced alloy scattering. Furthermore, the Ga ⁇ layer 36 may be easier to grow than ternary or quaternary materials, so a thicker, lower dislocation density layer could be made, particularly if GaN substrates become available for use. Furthermore, the electron source and hole source layer densities at interfaces should be approximately equal and cancel, thus, potentially making design easier. Method embodiments of the present invention are illustrated in Figures 16-18.
  • a method according to embodiments of the present invention includes forming a channel region (block 210) and forming an energy barrier that opposes the movement of carriers away from the channel region (block 215). Some embodiments of the invention include forming a channel region and forming an energy barrier that opposes the movement of carriers away from the channel region on each side of the channel region.
  • forming an energy barrier includes forming an electron source layer (block 220), forming a high field region (block 230) and forming a hole source layer (block 240).
  • the channel layer may be formed on the electron source layer.
  • the electron source layer may be formed after formation of the channel layer.
  • a hole source layer is formed
  • a high field region is formed on the hole source layer (block 235), and an electron source layer is formed on the high field region (block 245).
  • a channel layer is formed on the electron source layer (block 255).
  • a barrier layer may be formed on the channel layer in order to facilitate generation of a 2DEG region between the channel layer and the barrier layer.
  • a channel layer is formed, an electron source layer is formed on the channel layer, a high field region is formed on the electron source layer and a hole source layer is formed on the high field region.
  • the step of forming an electron source layer may include delta-doping a thin layer of a nitride- based crystal with donor (n-type) impurities.
  • an electron source layer may be formed by doping a semiconductor crystal with a concentration of dopant atoms of about 10 18 cm "3 for a thickness of about 10 nm.
  • the step of forming a hole source layer may include delta-doping a thin layer of a nitride-based crystal with acceptor (p-type) impurities.
  • the electron and hole source layers may be formed thicker or thinner than 10 nm. Moreover, the electron and hole source layers do not have to have the same thickness and/or doping levels.
  • the step of forming an electron source layer may be accomplished simultaneously with the formation of a 2DEG at a GaN/ AlGaN interface. That is, the 2DEG region may act as the electron source layer for purposes of certain embodiments.
  • the step of forming a hole source layer may be accomplished by the formation of a heterointerface that acts as an acceptor-doped region due to piezoelectric effects as discussed above.
  • Exemplary embodiments described herein having heterostructures as a hole or electron source are illustrated with respect to Ga-polar epitaxial layers. For exemplary embodiments relying on doping to provide a hole and/or source layer, such structures would be the same for non-polar or partially Ga polar.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

La présente invention a trait un transistor à effet de champ à base de nitrure comportant un substrat, une couche de canal comprenant de l'InAlGaN formé sur le substrat, des contacts ohmiques de source et de drain en communication électrique avec la couche de canal, et un contact de grille formé sur la couche de canal. Au moins une barrière d'énergie s'oppose au déplacement des porteurs de charge en éloignement de la couche de canal. La barrière d'énergie peut comporter une couche de source d'électrons à proximité d'une couche de source de trous générant un champ électrique associé orienté en éloignement du canal. Une barrière d'énergie selon certains modes de réalisation peuvent fournir une barrière de potentiel intégrée dépassant environ 0,5 eV. L'invention a également trait à des modes de réalisation de procédés de fabrication d'un tel transistor.
EP04785260.3A 2004-02-05 2004-09-28 Transistors a heterojonctions a base de nitrure comportant des barrieres d'energie induite par transfert de charge et leurs procedes de fabrication Expired - Lifetime EP1714325B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/772,882 US7170111B2 (en) 2004-02-05 2004-02-05 Nitride heterojunction transistors having charge-transfer induced energy barriers and methods of fabricating the same
PCT/US2004/031984 WO2005083793A1 (fr) 2004-02-05 2004-09-28 Transistors a heterojonctions a base de nitrure comportant des barrieres d'energie induite par transfert de charge et leurs procedes de fabrication

Publications (2)

Publication Number Publication Date
EP1714325A1 true EP1714325A1 (fr) 2006-10-25
EP1714325B1 EP1714325B1 (fr) 2019-06-19

Family

ID=34826676

Family Applications (1)

Application Number Title Priority Date Filing Date
EP04785260.3A Expired - Lifetime EP1714325B1 (fr) 2004-02-05 2004-09-28 Transistors a heterojonctions a base de nitrure comportant des barrieres d'energie induite par transfert de charge et leurs procedes de fabrication

Country Status (7)

Country Link
US (1) US7170111B2 (fr)
EP (1) EP1714325B1 (fr)
JP (1) JP5160791B2 (fr)
KR (1) KR20070003906A (fr)
CA (1) CA2554942A1 (fr)
TW (1) TW200527674A (fr)
WO (1) WO2005083793A1 (fr)

Families Citing this family (129)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030015708A1 (en) 2001-07-23 2003-01-23 Primit Parikh Gallium nitride based diodes with low forward voltage and low reverse current operation
AU2002357640A1 (en) 2001-07-24 2003-04-22 Cree, Inc. Insulting gate algan/gan hemt
US7612390B2 (en) * 2004-02-05 2009-11-03 Cree, Inc. Heterojunction transistors including energy barriers
JP4398780B2 (ja) * 2004-04-30 2010-01-13 古河電気工業株式会社 ＧａＮ系半導体装置
US7547928B2 (en) * 2004-06-30 2009-06-16 Interuniversitair Microelektronica Centrum (Imec) AlGaN/GaN high electron mobility transistor devices
US7534633B2 (en) 2004-07-02 2009-05-19 Cree, Inc. LED with substrate modifications for enhanced light extraction and method of making same
US7709859B2 (en) * 2004-11-23 2010-05-04 Cree, Inc. Cap layers including aluminum nitride for nitride-based transistors
US7456443B2 (en) * 2004-11-23 2008-11-25 Cree, Inc. Transistors having buried n-type and p-type regions beneath the source region
CN100433372C (zh) * 2005-04-15 2008-11-12 香港理工大学 一种紫外线检测装置
US9331192B2 (en) * 2005-06-29 2016-05-03 Cree, Inc. Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same
US20070018198A1 (en) * 2005-07-20 2007-01-25 Brandes George R High electron mobility electronic device structures comprising native substrates and methods for making the same
TW200715570A (en) 2005-09-07 2007-04-16 Cree Inc Robust transistors with fluorine treatment
JP2007088252A (ja) * 2005-09-22 2007-04-05 Toyoda Gosei Co Ltd 電界効果トランジスタ
US7495314B2 (en) 2005-09-26 2009-02-24 Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. Ohmic contact on p-type GaN
US7399692B2 (en) * 2005-10-03 2008-07-15 International Rectifier Corporation III-nitride semiconductor fabrication
DE102006001195A1 (de) 2006-01-10 2007-07-12 Sms Demag Ag Verfahren zum Gieß-Walzen mit erhöhter Gießgeschwindigkeit und daran anschließendem Warmwalzen von relativ dünnen Metall-,insbesondere Stahlwerkstoff-Strängen,und Gieß-Walz-Einrichtung
JP4705482B2 (ja) * 2006-01-27 2011-06-22 パナソニック株式会社 トランジスタ
US7566918B2 (en) 2006-02-23 2009-07-28 Cree, Inc. Nitride based transistors for millimeter wave operation
KR101207701B1 (ko) * 2006-03-10 2012-12-03 재단법인서울대학교산학협력재단 질화물계 반도체 소자 및 그 제조방법
US7388236B2 (en) * 2006-03-29 2008-06-17 Cree, Inc. High efficiency and/or high power density wide bandgap transistors
JP5147197B2 (ja) * 2006-06-06 2013-02-20 パナソニック株式会社 トランジスタ
US20080067549A1 (en) * 2006-06-26 2008-03-20 Armin Dadgar Semiconductor component
DE102006030305B3 (de) * 2006-06-26 2007-12-13 Azzurro Semiconductors Ag Gruppe-III-Nitrid-basiertes Halbleitertransistorbauelement
US7804147B2 (en) 2006-07-31 2010-09-28 Cree, Inc. Light emitting diode package element with internal meniscus for bubble free lens placement
JP4755961B2 (ja) * 2006-09-29 2011-08-24 パナソニック株式会社 窒化物半導体装置及びその製造方法
JP4282708B2 (ja) * 2006-10-20 2009-06-24 株式会社東芝 窒化物系半導体装置
US8823057B2 (en) 2006-11-06 2014-09-02 Cree, Inc. Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
JP5105160B2 (ja) 2006-11-13 2012-12-19 クリー インコーポレイテッド トランジスタ
US7769066B2 (en) 2006-11-15 2010-08-03 Cree, Inc. Laser diode and method for fabricating same
US8045595B2 (en) * 2006-11-15 2011-10-25 Cree, Inc. Self aligned diode fabrication method and self aligned laser diode
US7813400B2 (en) 2006-11-15 2010-10-12 Cree, Inc. Group-III nitride based laser diode and method for fabricating same
US7692263B2 (en) 2006-11-21 2010-04-06 Cree, Inc. High voltage GaN transistors
US8878245B2 (en) 2006-11-30 2014-11-04 Cree, Inc. Transistors and method for making ohmic contact to transistors
US7834367B2 (en) 2007-01-19 2010-11-16 Cree, Inc. Low voltage diode with reduced parasitic resistance and method for fabricating
US8021904B2 (en) * 2007-02-01 2011-09-20 Cree, Inc. Ohmic contacts to nitrogen polarity GaN
US7655962B2 (en) * 2007-02-23 2010-02-02 Sensor Electronic Technology, Inc. Enhancement mode insulated gate heterostructure field-effect transistor with electrically isolated RF-enhanced source contact
US8461631B2 (en) * 2007-02-23 2013-06-11 Sensor Electronic Technology, Inc. Composite contact for semiconductor device
US20090321787A1 (en) * 2007-03-20 2009-12-31 Velox Semiconductor Corporation High voltage GaN-based heterojunction transistor structure and method of forming same
US7939853B2 (en) * 2007-03-20 2011-05-10 Power Integrations, Inc. Termination and contact structures for a high voltage GaN-based heterojunction transistor
US8212290B2 (en) 2007-03-23 2012-07-03 Cree, Inc. High temperature performance capable gallium nitride transistor
US7713803B2 (en) * 2007-03-29 2010-05-11 Intel Corporation Mechanism for forming a remote delta doping layer of a quantum well structure
US8188459B2 (en) * 2007-04-12 2012-05-29 Massachusetts Institute Of Technology Devices based on SI/nitride structures
WO2008128160A1 (fr) * 2007-04-12 2008-10-23 Massachusetts Institute Of Technology Hemt basé sur des structures si/nitrure
US20080258135A1 (en) * 2007-04-19 2008-10-23 Hoke William E Semiconductor structure having plural back-barrier layers for improved carrier confinement
US20080303033A1 (en) * 2007-06-05 2008-12-11 Cree, Inc. Formation of nitride-based optoelectronic and electronic device structures on lattice-matched substrates
US7999283B2 (en) 2007-06-14 2011-08-16 Cree, Inc. Encapsulant with scatterer to tailor spatial emission pattern and color uniformity in light emitting diodes
US8519437B2 (en) * 2007-09-14 2013-08-27 Cree, Inc. Polarization doping in nitride based diodes
US20090072269A1 (en) * 2007-09-17 2009-03-19 Chang Soo Suh Gallium nitride diodes and integrated components
US8368100B2 (en) * 2007-11-14 2013-02-05 Cree, Inc. Semiconductor light emitting diodes having reflective structures and methods of fabricating same
CN101981677B (zh) * 2008-03-24 2013-10-30 日本碍子株式会社 半导体元件用外延基板、半导体元件及半导体元件用外延基板的制作方法
JPWO2009119357A1 (ja) * 2008-03-24 2011-07-21 日本碍子株式会社 半導体素子用エピタキシャル基板、半導体素子、および半導体素子用エピタキシャル基板の作製方法
US8519438B2 (en) 2008-04-23 2013-08-27 Transphorm Inc. Enhancement mode III-N HEMTs
US9287469B2 (en) 2008-05-02 2016-03-15 Cree, Inc. Encapsulation for phosphor-converted white light emitting diode
JP5506258B2 (ja) * 2008-08-06 2014-05-28 キヤノン株式会社 整流素子
US8289065B2 (en) * 2008-09-23 2012-10-16 Transphorm Inc. Inductive load power switching circuits
US7898004B2 (en) 2008-12-10 2011-03-01 Transphorm Inc. Semiconductor heterostructure diodes
US8338871B2 (en) * 2008-12-23 2012-12-25 Sensor Electronic Technology, Inc. Field effect transistor with electric field and space-charge control contact
US8395392B2 (en) * 2008-12-23 2013-03-12 Sensor Electronic Technology, Inc. Parameter extraction using radio frequency signals
CN102365745B (zh) * 2009-04-08 2015-04-08 宜普电源转换公司 反向扩散抑制结构
JP5562579B2 (ja) * 2009-05-12 2014-07-30 日本碍子株式会社 半導体素子用エピタキシャル基板の作製方法
US8742459B2 (en) 2009-05-14 2014-06-03 Transphorm Inc. High voltage III-nitride semiconductor devices
JP4794656B2 (ja) 2009-06-11 2011-10-19 シャープ株式会社 半導体装置
CN102484067A (zh) * 2009-06-26 2012-05-30 康奈尔大学 包括铝-硅氮化物钝化的用于形成iii-v半导体结构的方法
US8415692B2 (en) 2009-07-06 2013-04-09 Cree, Inc. LED packages with scattering particle regions
WO2011019920A1 (fr) 2009-08-12 2011-02-17 Georgia State University Research Foundation, Inc. Appareils et procédés de déposition en phase vapeur par procédé chimique à haute pression, et compositions produites avec ceux-ci
US8390000B2 (en) 2009-08-28 2013-03-05 Transphorm Inc. Semiconductor devices with field plates
JP5702058B2 (ja) * 2009-08-28 2015-04-15 日本碍子株式会社 半導体素子用エピタキシャル基板、半導体素子、および、半導体素子用エピタキシャル基板の作製方法
JP5530682B2 (ja) * 2009-09-03 2014-06-25 パナソニック株式会社 窒化物半導体装置
JP5308290B2 (ja) * 2009-09-15 2013-10-09 日本碍子株式会社 半導体素子用エピタキシャル基板、ショットキー接合構造、およびショットキー接合構造の漏れ電流抑制方法
JP2011082331A (ja) 2009-10-07 2011-04-21 National Institute Of Advanced Industrial Science & Technology 半導体素子
US8389977B2 (en) * 2009-12-10 2013-03-05 Transphorm Inc. Reverse side engineered III-nitride devices
US8536615B1 (en) 2009-12-16 2013-09-17 Cree, Inc. Semiconductor device structures with modulated and delta doping and related methods
US8604461B2 (en) * 2009-12-16 2013-12-10 Cree, Inc. Semiconductor device structures with modulated doping and related methods
US8324661B2 (en) * 2009-12-23 2012-12-04 Intel Corporation Quantum well transistors with remote counter doping
US8802516B2 (en) * 2010-01-27 2014-08-12 National Semiconductor Corporation Normally-off gallium nitride-based semiconductor devices
KR101679054B1 (ko) 2010-05-04 2016-11-25 삼성전자주식회사 산소처리영역을 포함하는 고 전자 이동도 트랜지스터 및 그 제조방법
US8878246B2 (en) 2010-06-14 2014-11-04 Samsung Electronics Co., Ltd. High electron mobility transistors and methods of fabricating the same
US9070851B2 (en) 2010-09-24 2015-06-30 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
US9263538B2 (en) 2010-11-15 2016-02-16 Sensor Electronic Technology, Inc. Ohmic contact to semiconductor
US8742460B2 (en) 2010-12-15 2014-06-03 Transphorm Inc. Transistors with isolation regions
US8643062B2 (en) 2011-02-02 2014-02-04 Transphorm Inc. III-N device structures and methods
US8586997B2 (en) 2011-02-15 2013-11-19 Sensor Electronic Technology, Inc. Semiconductor device with low-conducting field-controlling element
US8716141B2 (en) 2011-03-04 2014-05-06 Transphorm Inc. Electrode configurations for semiconductor devices
US8772842B2 (en) 2011-03-04 2014-07-08 Transphorm, Inc. Semiconductor diodes with low reverse bias currents
TWI544628B (zh) * 2011-05-16 2016-08-01 Renesas Electronics Corp Field effect transistor and semiconductor device
WO2013036593A1 (fr) 2011-09-06 2013-03-14 Sensor Electronic Technology, Inc. Dispositif à semi-conducteur doté d'un élément de commande de champ à faible conduction
US8901604B2 (en) 2011-09-06 2014-12-02 Transphorm Inc. Semiconductor devices with guard rings
US9257547B2 (en) 2011-09-13 2016-02-09 Transphorm Inc. III-N device structures having a non-insulating substrate
US9263533B2 (en) 2011-09-19 2016-02-16 Sensor Electronic Technology, Inc. High-voltage normally-off field effect transistor including a channel with a plurality of adjacent sections
US9748362B2 (en) 2011-09-19 2017-08-29 Sensor Electronic Technology, Inc. High-voltage normally-off field effect transistor with channel having multiple adjacent sections
US8598937B2 (en) 2011-10-07 2013-12-03 Transphorm Inc. High power semiconductor electronic components with increased reliability
US9673285B2 (en) 2011-11-21 2017-06-06 Sensor Electronic Technology, Inc. Semiconductor device with low-conducting buried and/or surface layers
US8994035B2 (en) 2011-11-21 2015-03-31 Sensor Electronic Technology, Inc. Semiconductor device with low-conducting buried and/or surface layers
US8614447B2 (en) * 2012-01-30 2013-12-24 International Business Machines Corporation Semiconductor substrates using bandgap material between III-V channel material and insulator layer
US9165766B2 (en) 2012-02-03 2015-10-20 Transphorm Inc. Buffer layer structures suited for III-nitride devices with foreign substrates
WO2013155108A1 (fr) 2012-04-09 2013-10-17 Transphorm Inc. Transistors au nitrure-iii n-polaires
US8878249B2 (en) 2012-04-12 2014-11-04 The Regents Of The University Of California Method for heteroepitaxial growth of high channel conductivity and high breakdown voltage nitrogen polar high electron mobility transistors
US9184275B2 (en) 2012-06-27 2015-11-10 Transphorm Inc. Semiconductor devices with integrated hole collectors
TWI481026B (zh) * 2012-08-07 2015-04-11 Richtek Technology Corp 高電子遷移率電晶體及其製造方法
CN103579299B (zh) * 2012-08-09 2016-04-13 立锜科技股份有限公司 高电子迁移率晶体管及其制造方法
US8912570B2 (en) 2012-08-09 2014-12-16 Taiwan Semiconductor Manufacturing Company, Ltd. High electron mobility transistor and method of forming the same
WO2014127150A1 (fr) 2013-02-15 2014-08-21 Transphorm Inc. Électrodes pour dispositifs à semi-conducteurs et leurs procédés de fabrication
US9087718B2 (en) 2013-03-13 2015-07-21 Transphorm Inc. Enhancement-mode III-nitride devices
US9245993B2 (en) 2013-03-15 2016-01-26 Transphorm Inc. Carbon doping semiconductor devices
US9847411B2 (en) 2013-06-09 2017-12-19 Cree, Inc. Recessed field plate transistor structures
US9679981B2 (en) 2013-06-09 2017-06-13 Cree, Inc. Cascode structures for GaN HEMTs
US9443938B2 (en) 2013-07-19 2016-09-13 Transphorm Inc. III-nitride transistor including a p-type depleting layer
FR3019682B1 (fr) * 2014-04-04 2016-04-29 Thales Sa Couche tampon optimisee pour transistor a effet de champ a haute mobilite
US9318593B2 (en) 2014-07-21 2016-04-19 Transphorm Inc. Forming enhancement mode III-nitride devices
US9536966B2 (en) 2014-12-16 2017-01-03 Transphorm Inc. Gate structures for III-N devices
US9536967B2 (en) 2014-12-16 2017-01-03 Transphorm Inc. Recessed ohmic contacts in a III-N device
US9419125B1 (en) * 2015-06-16 2016-08-16 Raytheon Company Doped barrier layers in epitaxial group III nitrides
JP6222174B2 (ja) 2015-06-26 2017-11-01 トヨタ自動車株式会社 窒化物半導体装置
US11322599B2 (en) 2016-01-15 2022-05-03 Transphorm Technology, Inc. Enhancement mode III-nitride devices having an Al1-xSixO gate insulator
FR3047607B1 (fr) * 2016-02-04 2018-04-27 Commissariat A L'energie Atomique Et Aux Energies Alternatives Transistor a heterojonction a confinement de gaz d’electrons ameliore
CN205944139U (zh) 2016-03-30 2017-02-08 首尔伟傲世有限公司 紫外线发光二极管封装件以及包含此的发光二极管模块
WO2017210323A1 (fr) 2016-05-31 2017-12-07 Transphorm Inc. Dispositifs au nitrure du groupe iii comprenant une couche d'appauvrissement à gradient
TWI608608B (zh) * 2017-02-20 2017-12-11 新唐科技股份有限公司 電晶體
JP6993562B2 (ja) 2017-07-13 2022-02-03 富士通株式会社 化合物半導体装置及びその製造方法
US10283617B1 (en) 2017-11-01 2019-05-07 Globalfoundries Inc. Hybrid spacer integration for field-effect transistors
KR102376508B1 (ko) * 2017-11-16 2022-03-18 삼성전자주식회사 집적회로 장치 및 그 제조 방법
US20190267480A1 (en) * 2018-02-26 2019-08-29 Duet Microelectronics Inc. Anti-barrier-conduction (abc) spacers for high electron-mobility transistors (hemts)
US10516023B2 (en) * 2018-03-06 2019-12-24 Infineon Technologies Austria Ag High electron mobility transistor with deep charge carrier gas contact structure
JP6951301B2 (ja) 2018-07-23 2021-10-20 株式会社東芝 半導体装置及びその製造方法
CN111739960B (zh) * 2020-05-14 2022-07-26 中山大学 一种增益型异质结紫外光电探测器
WO2021243653A1 (fr) * 2020-06-04 2021-12-09 英诺赛科（珠海）科技有限公司 Appareil à semi-conducteur et son procédé de fabrication
CN112216739B (zh) * 2020-08-25 2022-08-12 西安电子科技大学 低热阻硅基氮化镓微波毫米波器件材料结构及制备方法
CN114217200B (zh) * 2021-12-10 2024-01-30 西安电子科技大学芜湖研究院 一种n极性iii族氮化物半导体器件的性能预测方法及装置
CN115172448A (zh) * 2022-07-08 2022-10-11 智兴新能电子科技(南京)有限公司 一种可减小电流崩塌效应的氮化物半导体高电子迁移率晶体管外延结构

Family Cites Families (85)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US23964A (en) * 1859-05-10 Improvement in hillside-plows
US102482A (en) * 1870-05-03 Albert bridges
US167023A (en) * 1875-08-24 Improvement in piston-packings
US15446A (en) * 1856-07-29 Machine for seawttfacturorg spools
US17696A (en) * 1857-06-30 tyler
US34861A (en) * 1862-04-01 Improved washing-machine
US20700A (en) * 1858-06-29 Upsetting tires
FR2465317A2 (fr) * 1979-03-28 1981-03-20 Thomson Csf Transistor a effet de champ a frequence de coupure elevee
DE3072175D1 (de) * 1979-12-28 1990-04-26 Fujitsu Ltd Halbleitervorrichtungen mit heterouebergang.
JPH088350B2 (ja) * 1985-04-08 1996-01-29 日本電気株式会社 半導体装置
JPH0434084Y2 (fr) * 1985-12-20 1992-08-14
JPH0770706B2 (ja) * 1986-06-30 1995-07-31 富士通株式会社 高速半導体装置
US4755867A (en) * 1986-08-15 1988-07-05 American Telephone And Telegraph Company, At&T Bell Laboratories Vertical Enhancement-mode Group III-V compound MISFETs
US4788156A (en) 1986-09-24 1988-11-29 Microwave Technology, Inc. Subchannel doping to reduce short-gate effects in field effect transistors
US4866005A (en) 1987-10-26 1989-09-12 North Carolina State University Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide
US5411914A (en) 1988-02-19 1995-05-02 Massachusetts Institute Of Technology III-V based integrated circuits having low temperature growth buffer or passivation layers
EP0334006A1 (fr) 1988-02-22 1989-09-27 Siemens Aktiengesellschaft Transistor à effet de champ à hétérojonction comportant des canaux empilés
US4946547A (en) * 1989-10-13 1990-08-07 Cree Research, Inc. Method of preparing silicon carbide surfaces for crystal growth
US5053348A (en) * 1989-12-01 1991-10-01 Hughes Aircraft Company Fabrication of self-aligned, t-gate hemt
JPH03227533A (ja) * 1990-02-01 1991-10-08 Nec Corp 半導体装置
US5210051A (en) * 1990-03-27 1993-05-11 Cree Research, Inc. High efficiency light emitting diodes from bipolar gallium nitride
US5172197A (en) * 1990-04-11 1992-12-15 Hughes Aircraft Company Hemt structure with passivated donor layer
US5292501A (en) * 1990-06-25 1994-03-08 Degenhardt Charles R Use of a carboxy-substituted polymer to inhibit plaque formation without tooth staining
US5200022A (en) * 1990-10-03 1993-04-06 Cree Research, Inc. Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon carbide thereon and resulting product
US5192987A (en) * 1991-05-17 1993-03-09 Apa Optics, Inc. High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions
JP3352712B2 (ja) * 1991-12-18 2002-12-03 浩 天野 窒化ガリウム系半導体素子及びその製造方法
DE69202554T2 (de) * 1991-12-25 1995-10-19 Nippon Electric Co Tunneltransistor und dessen Herstellungsverfahren.
JPH05275463A (ja) 1992-03-30 1993-10-22 Matsushita Electric Ind Co Ltd 半導体装置
JPH05326561A (ja) * 1992-05-22 1993-12-10 Nec Corp 電界効果トランジスタの製造方法
JPH06267991A (ja) * 1993-03-12 1994-09-22 Hitachi Ltd 半導体装置およびその製造方法
JPH0722614A (ja) * 1993-07-06 1995-01-24 Hitachi Cable Ltd 化合物半導体エピタキシャルウェハ
US5393993A (en) * 1993-12-13 1995-02-28 Cree Research, Inc. Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
US5686737A (en) * 1994-09-16 1997-11-11 Cree Research, Inc. Self-aligned field-effect transistor for high frequency applications
US5523589A (en) * 1994-09-20 1996-06-04 Cree Research, Inc. Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
US5592501A (en) * 1994-09-20 1997-01-07 Cree Research, Inc. Low-strain laser structures with group III nitride active layers
JP3157690B2 (ja) * 1995-01-19 2001-04-16 沖電気工業株式会社 ｐｎ接合素子の製造方法
US5534462A (en) * 1995-02-24 1996-07-09 Motorola, Inc. Method for forming a plug and semiconductor device having the same
US5670798A (en) * 1995-03-29 1997-09-23 North Carolina State University Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same
SE9501311D0 (sv) * 1995-04-10 1995-04-10 Abb Research Ltd Method for producing a semiconductor device having a semiconductor layer of SiC
US6002148A (en) * 1995-06-30 1999-12-14 Motorola, Inc. Silicon carbide transistor and method
KR100195269B1 (ko) * 1995-12-22 1999-06-15 윤종용 액정표시장치의 제조방법
US5915164A (en) * 1995-12-28 1999-06-22 U.S. Philips Corporation Methods of making high voltage GaN-A1N based semiconductor devices
DE19600116C2 (de) * 1996-01-03 2001-03-15 Siemens Ag Doppelheterostruktur-HEMT
JPH1050982A (ja) 1996-07-31 1998-02-20 Nippon Telegr & Teleph Corp <Ntt> 半導体装置
US6936839B2 (en) * 1996-10-16 2005-08-30 The University Of Connecticut Monolithic integrated circuit including a waveguide and quantum well inversion channel devices and a method of fabricating same
US6677619B1 (en) * 1997-01-09 2004-01-13 Nichia Chemical Industries, Ltd. Nitride semiconductor device
US6448648B1 (en) * 1997-03-27 2002-09-10 The United States Of America As Represented By The Secretary Of The Navy Metalization of electronic semiconductor devices
JPH10335637A (ja) * 1997-05-30 1998-12-18 Sony Corp ヘテロ接合電界効果トランジスタ
JPH11111730A (ja) * 1997-09-30 1999-04-23 Sanyo Electric Co Ltd 半導体装置
US6201262B1 (en) * 1997-10-07 2001-03-13 Cree, Inc. Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure
JP3372470B2 (ja) * 1998-01-20 2003-02-04 シャープ株式会社 窒化物系ｉｉｉ−ｖ族化合物半導体装置
US6150680A (en) * 1998-03-05 2000-11-21 Welch Allyn, Inc. Field effect semiconductor device having dipole barrier
JPH11261053A (ja) 1998-03-09 1999-09-24 Furukawa Electric Co Ltd:The 高移動度トランジスタ
US6086673A (en) * 1998-04-02 2000-07-11 Massachusetts Institute Of Technology Process for producing high-quality III-V nitride substrates
US6316793B1 (en) * 1998-06-12 2001-11-13 Cree, Inc. Nitride based transistors on semi-insulating silicon carbide substrates
JP2000068498A (ja) * 1998-08-21 2000-03-03 Nippon Telegr & Teleph Corp <Ntt> 絶縁性窒化物膜およびそれを用いた半導体装置
JP3129298B2 (ja) * 1998-11-11 2001-01-29 日本電気株式会社 電界効果トランジスタ及びその製造方法
JP3209270B2 (ja) * 1999-01-29 2001-09-17 日本電気株式会社 ヘテロ接合電界効果トランジスタ
US6518637B1 (en) * 1999-04-08 2003-02-11 Wayne State University Cubic (zinc-blende) aluminum nitride
US6218680B1 (en) * 1999-05-18 2001-04-17 Cree, Inc. Semi-insulating silicon carbide without vanadium domination
JP2001127281A (ja) * 1999-10-26 2001-05-11 Murata Mfg Co Ltd 半導体装置
JP4592938B2 (ja) 1999-12-08 2010-12-08 パナソニック株式会社 半導体装置
US6639255B2 (en) * 1999-12-08 2003-10-28 Matsushita Electric Industrial Co., Ltd. GaN-based HFET having a surface-leakage reducing cap layer
JP3393602B2 (ja) 2000-01-13 2003-04-07 松下電器産業株式会社 半導体装置
US6586781B2 (en) 2000-02-04 2003-07-01 Cree Lighting Company Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same
JP4667556B2 (ja) * 2000-02-18 2011-04-13 古河電気工業株式会社 縦型ＧａＮ系電界効果トランジスタ、バイポーラトランジスタと縦型ＧａＮ系電界効果トランジスタの製造方法
US6475889B1 (en) * 2000-04-11 2002-11-05 Cree, Inc. Method of forming vias in silicon carbide and resulting devices and circuits
JP4022708B2 (ja) * 2000-06-29 2007-12-19 日本電気株式会社 半導体装置
US6515316B1 (en) * 2000-07-14 2003-02-04 Trw Inc. Partially relaxed channel HEMT device
CN1474999A (zh) * 2000-10-11 2004-02-11 �������ƶ�����Ӧ���о���˾ 通过透射来表示和重现物体的方法和设备
US6548333B2 (en) * 2000-12-01 2003-04-15 Cree, Inc. Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment
JP3428962B2 (ja) * 2000-12-19 2003-07-22 古河電気工業株式会社 ＧａＮ系高移動度トランジスタ
US6593193B2 (en) * 2001-02-27 2003-07-15 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US6849882B2 (en) * 2001-05-11 2005-02-01 Cree Inc. Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer
US6646293B2 (en) * 2001-07-18 2003-11-11 Motorola, Inc. Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates
AU2002357640A1 (en) * 2001-07-24 2003-04-22 Cree, Inc. Insulting gate algan/gan hemt
WO2003015174A2 (fr) * 2001-08-07 2003-02-20 Jan Kuzmik Dispositifs a haute mobilite d'electrons
US7030428B2 (en) 2001-12-03 2006-04-18 Cree, Inc. Strain balanced nitride heterojunction transistors
JP3987360B2 (ja) * 2002-03-22 2007-10-10 日本碍子株式会社 エピタキシャル基板、電子デバイス用エピタキシャル基板、及び電子デバイス
JP3986887B2 (ja) * 2002-05-17 2007-10-03 松下電器産業株式会社 半導体装置
US6982204B2 (en) 2002-07-16 2006-01-03 Cree, Inc. Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses
US6884704B2 (en) * 2002-08-05 2005-04-26 Hrl Laboratories, Llc Ohmic metal contact and channel protection in GaN devices using an encapsulation layer
US20040021152A1 (en) * 2002-08-05 2004-02-05 Chanh Nguyen Ga/A1GaN Heterostructure Field Effect Transistor with dielectric recessed gate
JP4746825B2 (ja) 2003-05-15 2011-08-10 富士通株式会社 化合物半導体装置
JP4449467B2 (ja) * 2004-01-28 2010-04-14 サンケン電気株式会社 半導体装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2005083793A1 *

Also Published As

Publication number Publication date
TW200527674A (en) 2005-08-16
KR20070003906A (ko) 2007-01-05
EP1714325B1 (fr) 2019-06-19
CA2554942A1 (fr) 2005-09-09
JP5160791B2 (ja) 2013-03-13
US7170111B2 (en) 2007-01-30
JP2007535138A (ja) 2007-11-29
WO2005083793A1 (fr) 2005-09-09
US20050173728A1 (en) 2005-08-11

Similar Documents

Publication Publication Date Title
US7170111B2 (en) Nitride heterojunction transistors having charge-transfer induced energy barriers and methods of fabricating the same
EP1821344B1 (fr) Procédé de fabrication de transistors à hétérojonctions comportant des barrières d&#39;énergie
US9871130B2 (en) Nitride semiconductor device and manufacturing method thereof
US9293561B2 (en) High voltage III-nitride semiconductor devices
US10043896B2 (en) III-Nitride transistor including a III-N depleting layer
US11355600B2 (en) High electron mobility transistors having improved drain current drift and/or leakage current performance
US7709859B2 (en) Cap layers including aluminum nitride for nitride-based transistors
CA2622750C (fr) Transistor a effet de champ a enrichissement, au nitrure de gallium/nitrure d&#39;aluminium et de gallium a polarite n
EP3545554B1 (fr) Dispositif à semi-conducteurs et son procédé de conception
US8390029B2 (en) Semiconductor device for reducing and/or preventing current collapse
EP2660866A2 (fr) Dispositif semi-conducteur et son procédé de fabrication
US20150221727A1 (en) Inverted P-Channel III-Nitride Field Effect Transistor with Hole Carriers in the Channel
WO2018063489A1 (fr) Matériaux diélectriques de grille dopés
EP1875514A1 (fr) Transistors a haute mobilite d&#39;electrons a base de nitrure du groupe iii sans aluminium et procedes de fabrication associes
EP3321968A1 (fr) Transistor à haute mobilité d&#39;électrons dotés d&#39;une région de barrière arrière
US20200273974A1 (en) Iii-n transistor structures with stepped cap layers
WO2012029292A1 (fr) Substrat semi-conducteur, transistor à effet de champ à grille isolée et procédé de fabrication d&#39;un substrat semi-conducteur
US8963151B2 (en) Nitride-based heterostructure field effect transistor having high efficiency
CN111863962B (zh) 一种新型AlGaN基多沟道场效应晶体管

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20060829

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20100416

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20190110

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602004054073

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1146596

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190715

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20190619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190920

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190919

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1146596

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191021

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602004054073

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190930

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190928

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190930

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190928

26N No opposition filed

Effective date: 20200603

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20190930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190930

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20190928

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190928

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20040928

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230927

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602004054073

Country of ref document: DE

Owner name: WOLFSPEED, INC., DURHAM, US

Free format text: FORMER OWNER: CREE, INC., DURHAM, N.C., US

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 602004054073

Country of ref document: DE