EP1060517A1 - Transistor bipolaire avec electrode de grille isolee - Google Patents

Transistor bipolaire avec electrode de grille isolee

Info

Publication number
EP1060517A1
EP1060517A1 EP99904672A EP99904672A EP1060517A1 EP 1060517 A1 EP1060517 A1 EP 1060517A1 EP 99904672 A EP99904672 A EP 99904672A EP 99904672 A EP99904672 A EP 99904672A EP 1060517 A1 EP1060517 A1 EP 1060517A1
Authority
EP
European Patent Office
Prior art keywords
gate
connection
igbt
bipolar transistor
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP99904672A
Other languages
German (de)
English (en)
Inventor
Friedhelm Bauer
Hans-Rudolf Zeller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ABB Schweiz AG
Original Assignee
ABB Semiconductors Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE19808154A external-priority patent/DE19808154A1/de
Priority claimed from DE1998123170 external-priority patent/DE19823170A1/de
Application filed by ABB Semiconductors Ltd filed Critical ABB Semiconductors Ltd
Publication of EP1060517A1 publication Critical patent/EP1060517A1/fr
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/4824—Pads with extended contours, e.g. grid structure, branch structure, finger structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13026—Disposition relative to the bonding area, e.g. bond pad, of the semiconductor or solid-state body
    • H01L2224/13028—Disposition relative to the bonding area, e.g. bond pad, of the semiconductor or solid-state body the bump connector being disposed on at least two separate bonding areas, e.g. bond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]

Definitions

  • the gate signal for IGBT chips with a minimum surface area of 0.2 cm 2 is first distributed over the periphery of the chips with the aid of a gate runner (see DE 196 12 516 AI). Narrow stripes (gate fingers) then lead the signal inside the chip (clearly seen in EP 0 755 076 A2). Both the gate runner and the gate finger are made of an AI metallization. It is also possible to start the signal from a - 2 -
  • the design rule usually used states that the distance x of the gate fingers must meet the following condition.
  • gate fingers require complex and expensive solder metallization, if cathode-side soldering is required, and place high demands on the passivation. Passivation weaknesses lead to gate-emitter short circuits that manifest themselves as early failures and can only be detected with complex burn-in tests. Similar problems occur with pressure contacting.
  • the object of the invention is to provide an IGBT that can be manufactured in a simple manner and nevertheless switches on homogeneously. This object is solved by the features of the independent claims. - 3 -
  • the gate current in the IGBT chip is passed on directly from the gate connection via the polysilicon layers of the gate electrodes to the IGBT emity cells without the use of gate fingers.
  • the gate signal can be supplied to the IGBT chip via a gate connection (gate pad) arranged in a corner or, according to a second exemplary embodiment, via a central gate connection.
  • the invention thus turns away diametrically from the prevailing view that, starting from a certain chip size, homogeneous switching on can only be achieved using gate fingers. Rather, the inventors recognized for the first time that different design rules apply to homogeneous switching off of an IGBT than to MOS transistors. In particular, the inventors have recognized that maximum power loss density is always homogeneous when the plasma distribution is still homogeneous.
  • a bipolar component behaves fundamentally different from a unipolar element such as a MOS transistor, in particular when the MOS current is no longer sufficient to maintain the external current. After this point in time there is a transition from bipolar current to pure hole current, associated with clearing the main junction. Once this process is complete, the full current is carried through holes and the space charge zone builds up.
  • the plasma distribution is still quite homogeneous laterally. Therefore, the very inhomogeneous current distribution is quickly homogenized. At the time of the maximum power loss, the current distribution is almost homogeneous. Therefore, the safe operating area is not reduced and the switch-off energy is hardly changed. As a consequence, IGBTs can be built without a gate finger, even if a minimum area of 0.2 cm 2 that applies to gate fingerless MOS transistors is exceeded.
  • FIGS. 2a and 2b show an exemplary embodiment of an IGBT chip 1 according to the invention.
  • a first main connection 3 is shown, which is connected by an insulation - 4 -
  • gate frame 8 is surrounded.
  • the gate frame 8 is connected to a gate connection 4, of which e.g. Can lead bond wires to the corresponding housing connection.
  • gate fingers 6 are provided in the prior art according to FIGS. 1 a and 1 b, which distribute the gate signal from the gate connection 4 over the chip surface.
  • Figure la A plan view of an IGBT chip according to the prior art
  • Figure lb A perspective view of part of the IGBT chip according to Figure la
  • Figure 2a A plan view of an IGBT chip according to the invention according to a first embodiment
  • Figure 2b A perspective view of part of the IGBT chip according to Figure 2a
  • Figure 3 A plan view of an IGBT chip according to the invention in a second embodiment
  • Figure 4 A section through an IGBT chip according to the invention
  • Figure 5 A plan view of a polysilicon layer.
  • FIGS. 1 a and 1 b show a gate fingerless IGBT chip 1 according to the invention from above or in perspective with a first, visible skin connector 3 and a second, not shown main connector and a gate connector 4, which in the embodiment shown in Figures 2a and 2b on Edge, in particular in a corner of the IGBT chip 1 is arranged.
  • FIGS. 1 a and 1 b which represent the prior art, no gate fingers 6 are provided, but the gate signal is distributed from the gate connection 4 via a gate frame 8 over the periphery.
  • the gate frame 8 is also in direct operative connection with the gate electrodes 5. It preferably has a resistance of less than 5 ohms.
  • the first main connection 3 is thus formed by a surface which is convex except for a recess for the gate connection 4, wherein in the case of the embodiment according to FIGS. 2a and 2b its convex surface area is surrounded by the gate frame 8. If a plurality of gate connections 4 are present, the essentially convex surface of the first main connection has a corresponding number of recesses. Insulation 7 is provided between the large-area first main connection (shown as metallization), which is formed in particular by the cathode of the IGBT, and the gate connection 4 and the gate frame 8. According to the invention, the gate connection 4 or the gate frame 8 is connected directly to the polysilicon layers of the gate electrodes 5 of the IGBT, ie without interposing gate fingers.
  • the gate connection 4 can also be arranged centrally on the IGBT chip 1.
  • Figure 3 shows this embodiment. Again, the gate connection 4 is surrounded by insulation 7, which decouples it from the main connection 3.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Thyristors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

L'invention concerne un transistor bipolaire à électrode de grille isolée qui peut être fabriqué de façon simple et cependant être mis en circuit de façon homogène. Pour obtenir ce transistor, on a renoncé à utiliser des dents de grille, et le courant de grille passant dans la puce dudit transistor est, à partir de la borne de grille, directement transmis par les couches de silicium polycristallin des électrodes de grille aux cellules unitaires dudit transistor bipolaire.
EP99904672A 1998-02-27 1999-02-25 Transistor bipolaire avec electrode de grille isolee Ceased EP1060517A1 (fr)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
DE19808154A DE19808154A1 (de) 1998-02-27 1998-02-27 Bipolartransistor mit isolierter Gateelektrode
DE19808154 1998-02-27
DE1998123170 DE19823170A1 (de) 1998-05-23 1998-05-23 Bipolartransistor mit isolierter Gateelektrode
DE19823170 1998-05-23
PCT/CH1999/000086 WO1999044240A1 (fr) 1998-02-27 1999-02-25 Transistor bipolaire avec electrode de grille isolee

Publications (1)

Publication Number Publication Date
EP1060517A1 true EP1060517A1 (fr) 2000-12-20

Family

ID=26044178

Family Applications (1)

Application Number Title Priority Date Filing Date
EP99904672A Ceased EP1060517A1 (fr) 1998-02-27 1999-02-25 Transistor bipolaire avec electrode de grille isolee

Country Status (5)

Country Link
US (1) US6576936B1 (fr)
EP (1) EP1060517A1 (fr)
JP (1) JP2002505525A (fr)
CN (1) CN1183603C (fr)
WO (1) WO1999044240A1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060151785A1 (en) * 2005-01-13 2006-07-13 Campbell Robert J Semiconductor device with split pad design
JP2015204374A (ja) * 2014-04-14 2015-11-16 株式会社ジェイテクト 半導体装置
JP2015204375A (ja) * 2014-04-14 2015-11-16 株式会社ジェイテクト 半導体装置
JP6476000B2 (ja) * 2015-02-17 2019-02-27 三菱電機株式会社 半導体装置および半導体モジュール
US9685438B2 (en) 2015-08-19 2017-06-20 Raytheon Company Field effect transistor having two-dimensionally distributed field effect transistor cells
US9698144B2 (en) * 2015-08-19 2017-07-04 Raytheon Company Field effect transistor having loop distributed field effect transistor cells

Family Cites Families (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5987828A (ja) 1982-11-12 1984-05-21 Hitachi Ltd 半導体装置
IE55753B1 (en) * 1983-09-06 1991-01-02 Gen Electric Power semiconductor device with main current section and emulation current section
US4783690A (en) 1983-09-06 1988-11-08 General Electric Company Power semiconductor device with main current section and emulation current section
US4644637A (en) 1983-12-30 1987-02-24 General Electric Company Method of making an insulated-gate semiconductor device with improved shorting region
US4672407A (en) 1984-05-30 1987-06-09 Kabushiki Kaisha Toshiba Conductivity modulated MOSFET
US5528058A (en) 1986-03-21 1996-06-18 Advanced Power Technology, Inc. IGBT device with platinum lifetime control and reduced gaw
US5208471A (en) 1989-06-12 1993-05-04 Hitachi, Ltd. Semiconductor device and manufacturing method therefor
WO1991003842A1 (fr) 1989-08-31 1991-03-21 Nippondenso Co., Ltd. Transistor bipolaire a grille isolee
JP2858404B2 (ja) 1990-06-08 1999-02-17 株式会社デンソー 絶縁ゲート型バイポーラトランジスタおよびその製造方法
US5448083A (en) 1991-08-08 1995-09-05 Kabushiki Kaisha Toshiba Insulated-gate semiconductor device
US5260590A (en) 1991-12-23 1993-11-09 Harris Corp. Field effect transistor controlled thyristor having improved turn-on characteristics
JPH05206469A (ja) 1992-01-29 1993-08-13 Hitachi Ltd 絶縁ゲート型バイポーラトランジスタ
JPH05235345A (ja) * 1992-02-20 1993-09-10 Nec Corp 半導体装置およびその製造方法
DE59207386D1 (de) 1992-03-13 1996-11-21 Asea Brown Boveri Abschaltbares Leistungshalbleiter-Bauelement
GB2268332A (en) 1992-06-25 1994-01-05 Gen Electric Power transistor with reduced gate resistance and inductance
JP2837033B2 (ja) 1992-07-21 1998-12-14 三菱電機株式会社 半導体装置及びその製造方法
JP3163820B2 (ja) 1992-07-28 2001-05-08 富士電機株式会社 半導体装置
JPH06244429A (ja) 1992-12-24 1994-09-02 Mitsubishi Electric Corp 絶縁ゲート型半導体装置及びその製造方法
DE4315178A1 (de) 1993-05-07 1994-11-10 Abb Management Ag IGBT mit selbstjustierender Kathodenstruktur sowie Verfahren zu dessen Herstellung
JPH07161992A (ja) 1993-10-14 1995-06-23 Fuji Electric Co Ltd 絶縁ゲート型バイポーラトランジスタ
JP2987040B2 (ja) 1993-11-05 1999-12-06 三菱電機株式会社 絶縁ゲート型半導体装置
JPH07235672A (ja) 1994-02-21 1995-09-05 Mitsubishi Electric Corp 絶縁ゲート型半導体装置およびその製造方法
JP3481287B2 (ja) 1994-02-24 2003-12-22 三菱電機株式会社 半導体装置の製造方法
US5539232A (en) 1994-05-31 1996-07-23 Kabushiki Kaisha Toshiba MOS composite type semiconductor device
US5581100A (en) 1994-08-30 1996-12-03 International Rectifier Corporation Trench depletion MOSFET
US5665996A (en) 1994-12-30 1997-09-09 Siliconix Incorporated Vertical power mosfet having thick metal layer to reduce distributed resistance
JPH08186258A (ja) 1995-01-06 1996-07-16 Hitachi Ltd 半導体装置およびその製法
DE19512799C2 (de) 1995-04-05 1998-11-12 Siemens Ag Durch Feldeffekt steuerbares Halbleiterbauelement
JP3384198B2 (ja) 1995-07-21 2003-03-10 三菱電機株式会社 絶縁ゲート型半導体装置およびその製造方法
JP3493903B2 (ja) 1995-09-29 2004-02-03 株式会社デンソー 半導体装置
US5744861A (en) 1995-11-13 1998-04-28 Asea Brown Boveri Ag Power semiconductor module
US5661315A (en) 1995-12-28 1997-08-26 Asea Brown Boveri Ag Controllable power semiconductor component
US6008092A (en) 1996-02-12 1999-12-28 International Rectifier Corporation Short channel IGBT with improved forward voltage drop and improved switching power loss
GB9605672D0 (en) 1996-03-18 1996-05-22 Westinghouse Brake & Signal Insulated gate bipolar transistors
JP3410286B2 (ja) 1996-04-01 2003-05-26 三菱電機株式会社 絶縁ゲート型半導体装置
DE19651108C2 (de) 1996-04-11 2000-11-23 Mitsubishi Electric Corp Halbleitereinrichtung des Gategrabentyps mit hoher Durchbruchsspannung und ihr Herstellungsverfahren
JPH09331062A (ja) 1996-06-11 1997-12-22 Mitsubishi Electric Corp 半導体装置およびその製造方法
DE19705276A1 (de) 1996-12-06 1998-08-20 Semikron Elektronik Gmbh IGBT mit Trench-Gate-Struktur
JP2982785B2 (ja) * 1998-04-03 1999-11-29 富士電機株式会社 デプレッション型ｍｏｓ半導体素子およびｍｏｓパワーｉｃ

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9944240A1 *

Also Published As

Publication number Publication date
JP2002505525A (ja) 2002-02-19
WO1999044240A1 (fr) 1999-09-02
US6576936B1 (en) 2003-06-10
CN1292153A (zh) 2001-04-18
CN1183603C (zh) 2005-01-05

Similar Documents

Publication Publication Date Title
EP0833386B1 (fr) Dispositif semiconducteur vertical contrôlable par effet de champ
DE102008056574B4 (de) Halbleiterbauelement und Verfahren zur Herstellung desselben
DE4208695C2 (de) Leitungsmodulations MOSFET
EP0996981A1 (fr) Element de terminaison marginal haute tension pour structures de type planar
DE10246960B4 (de) Feldeffektleistungstransistor
WO2000063972A1 (fr) Composant a semi-conducteur
DE102016104796B4 (de) Halbleitervorrichtung
DE10216015A1 (de) Überspannungsschutzschaltung
DE102021110214A1 (de) Halbleitervorrichtung
DE10247038B4 (de) Halbleitervorrichtung zur Verhinderung eines Überstroms
EP1060517A1 (fr) Transistor bipolaire avec electrode de grille isolee
EP0381849A1 (fr) Circuit semi-conducteur de puissance rapide
DE4022022A1 (de) Hochspannungshalbleitervorrichtung
DE3034902A1 (de) Impulsunterdruecker
DE3120254C2 (fr)
EP0559945B1 (fr) Dispositif semi-conducteur de puissance à extinction
DE2545047C3 (de) Verfahren zur Herstellung eines Halbleiterfestwertspeichers
DE19823170A1 (de) Bipolartransistor mit isolierter Gateelektrode
EP1135806A1 (fr) Element a semiconducteur pouvant etre commande, comprenant une resistance de grille en serie
DE19808154A1 (de) Bipolartransistor mit isolierter Gateelektrode
EP0616365B1 (fr) Dispositif semi-conducteur de puissance, contrÔlé par MOS
EP0083801A2 (fr) Transistor à effet de champ de type MIS avec injection de porteurs de charge
DE69321965T2 (de) MOS-Leistungs-Chip-Typ und Packungszusammenbau
EP1878059B1 (fr) Systeme a semiconducteurs de mosfet
DE4219019B4 (de) MOS-Halbleiterbauelement

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20000710

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ABB SCHWEIZ AG

17Q First examination report despatched

Effective date: 20050922

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20081031