EP0740285B1 - Datenübertragungsverfahren für eine Anzeigesteuerschaltung - Google Patents

Datenübertragungsverfahren für eine Anzeigesteuerschaltung Download PDF

Info

Publication number
EP0740285B1
EP0740285B1 EP96302886A EP96302886A EP0740285B1 EP 0740285 B1 EP0740285 B1 EP 0740285B1 EP 96302886 A EP96302886 A EP 96302886A EP 96302886 A EP96302886 A EP 96302886A EP 0740285 B1 EP0740285 B1 EP 0740285B1
Authority
EP
European Patent Office
Prior art keywords
data
information
driver circuits
address
driving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP96302886A
Other languages
English (en)
French (fr)
Other versions
EP0740285A3 (de
EP0740285A2 (de
Inventor
Hideo Mori
Kenzo Ina
Atsushi Mizutome
Kazuhiko Murayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of EP0740285A2 publication Critical patent/EP0740285A2/de
Publication of EP0740285A3 publication Critical patent/EP0740285A3/de
Application granted granted Critical
Publication of EP0740285B1 publication Critical patent/EP0740285B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/22—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of characters or indicia using display control signals derived from coded signals representing the characters or indicia, e.g. with a character-code memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3622—Control of matrices with row and column drivers using a passive matrix
    • G09G3/3629—Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0281—Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/04—Partial updating of the display screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0693—Calibration of display systems
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/12—Test circuits or failure detection circuits included in a display system, as permanent part thereof
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/04—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers

Definitions

  • the present invention relates to a data transfer method used in a display apparatus driving circuit for driving a display apparatus such as a flat display and, more particularly, to an improved data transfer method for a driving integrated circuit, which can reduce the average data transfer amount.
  • data for one line must be transferred to a driving circuit of a flat display (to be referred to as an FPD hereinafter: Flat Panel Display) since the display operation on the FPD is performed by a line or dot sequential method. More specifically, in a conventional display, all the bits of display data must be transferred in synchronism with the frame frequency. Also, driving data of a driving integrated circuit is updated each time display data is transferred.
  • FPD Flat Panel Display
  • Fig. 1 is a physical schematic diagram showing the conventional data transfer method.
  • the system shown in Fig. 1 includes a display apparatus (panel) 1, information line side driving integrated circuits (segment drivers) 2, segment bus boards 5, data buses 7, clock signal lines 8, serial data input signal lines 9, and a controller 10.
  • display apparatus panel
  • information line side driving integrated circuits segment drivers
  • segment bus boards 5, data buses 7, clock signal lines 8, serial data input signal lines 9, and a controller 10.
  • Fig. 2 is a schematic diagram of the segment drivers 2 in the conventional data transfer method shown in Fig. 1.
  • the video data buses 7 for supplying video data ID0 to ID7 and the clock signal line 8 for supplying clocks (CLK) are connected in parallel with the segment drivers 2 (2-1, 2-2, 2-3,...), and the serial data input signal (CSDi) line 9 is cascade-connected to these drivers 2.
  • the first segment driver 2-1 receives a serial data input signal CSDi from the controller 10.
  • a serial data output signal a output from the first segment driver 2-1 is connected to the serial data input pin of the second segment driver 2-2, and a serial data output signal b output from the second segment driver 2-2 is connected to the serial data input pin of the third segment driver 2-3.
  • Fig. 3 is a timing chart in the conventional data transfer method shown in Fig. 1.
  • Fig. 4 is a block diagram showing the arrangement of the driver in the conventional data transfer method shown in Fig. 1.
  • segment image data (video data) for all the drivers are serially transferred in an 8-bit width, and when first data, i.e., D0 to D7, of these image data are supplied, the serial data input signal CSDi simultaneously changes to "1". Then, the first segment driver 2-1 shown in Fig. 2 begins to latch the input image data and simultaneously begins to count the number of clocks. When the segment driver 2-1 has counted 20 clocks CLK, it completes the data input operation, and sets the serial data output signal a to be "1". Similarly, the second and third segment drivers receive image data in the same procedure as described above.
  • data D0 to D159 are received as image data of the first segment driver
  • data D160 to D319 are received as image data of the second segment driver
  • data D320 to D479 are received as image data of the third segment driver, thus completing the transfer operation of image data for one horizontal scanning period.
  • each driving integrated circuit since each driving integrated circuit has neither a latch memory nor a multiplexer circuit, sequentially transferred data are latched by a required amount (corresponding to the data holding performance of the integrated circuit), or data corresponding to a sub-scanning width are sequentially transferred using n driving integrated circuits via a shift register to form 1-line data.
  • GB 2255668 A discloses a display driving/controlling integrated circuit which includes a display memory, a bus line for transmitting display data and a data array direction selection circuit.
  • US 47 07 802 A discloses a semiconductor IC device comprising an address memory for storing the clip address of the device itself and a comparator for comparing an address signal input thereto.
  • US 49 18 598 A discloses a method for activating one of a plurality of devices sharing a common line to a host computer wherein each device having a fixed hardwired address by which it is specified.
  • an object is to provide a display apparatus wherein two kinds of informations are transmitted through a common bus in time series.
  • Another object is to provide a display apparatus which can recognize an arrangement position even in case of using the same curcuit structure of IC.
  • the present invention has been made in consideration of the conventional problems, and it is an object to reduce the average data transfer amount from a controller to drivers in a display apparatus driving circuit. By reducing the data transfer amount, consumption power and radiation noise are expected to be reduced.
  • driver circuits each comprising a chip address/video data discrimination circuit and a unit driver are mounted around the display apparatus, each unit driver is set with its own chip address by means of a hardware pattern, and data exchange with the driver circuits is performed, so that chip address information and video data information are time-divisionally transferred to the target unit driver by utilizing a chip address/video data common bus line and a chip address/video data discrimination control signal.
  • the display apparatus comprises a flat display.
  • Each driver circuit comprises an integrated circuit having the chip address/video data discrimination circuit and one unit driver.
  • the unit driver comprises a chip address terminal consisting of a plurality of pins, which are used for setting its own address.
  • Each unit driver comprises a latch means for holding previous data until it receives new data, and outputting data in accordance with the held data, and transfers data of only the unit driver whose video data has changed.
  • the output pins of each unit driver are divided into a plurality of blocks, and data of only blocks whose video data have changed are transferred. Alternatively, only data between output pin blocks designated by start and end block signals of the output pins of each unit driver are transferred.
  • a segment-side driving integrated circuit comprises a latch circuit, a multiplexer circuit, and a chip address discrimination circuit to realize a data transfer method with control data
  • only changed data are transferred to the driving integrated circuit, thus reducing the average data transfer amount.
  • the driving integrated circuits for the flat display are mounted around the panel, and data exchange with the integrated circuits is performed so that a controller outputs data with address information and control information (driver output block information/start block information/end block information) to a target driving integrated circuit.
  • the integrated circuit can receive target data on the basis of the address information and the control information. Therefore, the controller designates only a position where data has changed and outputs the data thereto, thereby realizing the above-mentioned concept.
  • a data transfer method which can reduce the number of signal lines between a controller and drivers in a display apparatus driving circuit and has a predetermined number of signal lines independently of the resolution of a display apparatus.
  • unit drivers each comprising a chip address/pin address discrimination circuit are mounted around the display apparatus, each unit driver is set with its own chip address by means of a hardware pattern, and data exchange with the unit drivers is performed so that chip address information and pin address information are time-divisionally transferred to a target integrated circuit by utilizing a chip address/pin address common bus line and a chip address/pin address discrimination control signal.
  • the display apparatus comprises a flat display.
  • Each unit driver comprises a one-chip IC, which has a chip address terminal consisting of a plurality of pins.
  • the chip address information is supplied to each driver by one or two clocks.
  • integrated circuits each comprising, e.g., a chip address/pin address discrimination circuit are mounted around a flat display panel, each integrated circuit is set with its own chip address by means of a hardware pattern, and data exchange with the integrated circuits is performed so that chip address information and pin address information is time-divisionally transferred to a target driving integrated circuit by utilizing a bus line arranged around the panel.
  • the number of signal lines between a controller and drivers can be reduced, and can be applied to a panel having a higher resolution (a larger number of scanning lines) without increasing the number of signal lines between the controller and drivers.
  • the number of signal lines between the controller and drivers in a display apparatus driving circuit can be reduced, the number of signal lines does not depend on the resolution of a display apparatus, and the average data transfer amount from the controller to the drivers can be reduced.
  • scanning-side drivers and information-side drivers are mounted around the display apparatus, and data transfer to the scanning- and information-side drivers is performed using a common bus line which transfers information to both the scanning- and information-side drivers.
  • the display apparatus comprises a flat display.
  • Each of the scanning- and information-side drivers comprises one or a plurality of one-chip integrated circuits, and each integrated circuit is set with its own chip address by means of a hardware pattern.
  • each integrated circuit comprises a chip address terminal consisting of a plurality of pins, and its chip address is set by fixing the respective pins to ground (GND) or VCC.
  • Information to each scanning-side driver consists of chip address information and pin address information
  • information to each information-side driver consists of chip address information and video data information.
  • Each information-side driver has a data latch means for latching previous data until it receives new data, and outputting data in accordance with the held data.
  • a controller transfers data of only the drivers whose video data have changed.
  • the drivers are arranged at the four corners of the display apparatus, and the common bus is formed into a ring pattern.
  • each of segment-side driving integrated circuits comprises a latch circuit, a multiplexer circuit, and a chip address discrimination circuit
  • a common bus is used as segment/common lines
  • data to be output from a controller have a common format so as to realize a data transfer method with control data, thereby reducing the number of signal lines between the controller and driving integrated circuits.
  • the controller transfers only changed data to the driving integrated circuits (in particular, segment-side ICs), thereby reducing the average data transfer amount. This method is particularly effective for a high-resolution display.
  • the controller can designate only a position (arbitrary segment and common pin addresses) where data has changed and can output data thereto, thus realizing the above-mentioned concept.
  • each conventional scanning-side driver a pin address signal, a chip select signal, a waveform information signal, a mode set signal, and the like are transferred using independent signal lines.
  • a video data signal, a waveform information signal, a test mode signal, and the like are transferred using independent signal lines. For this reason, the number of signal lines increases, resulting in an increase in cost and an increase in unnecessary radiation noise.
  • An embodiment has been made in consideration of the conventional problems, and has as its object to reduce the number of signal lines that connect a controller and scanning- or information-side drivers to attain a cost reduction and a reduction of unnecessary radiation noise, and to transfer waveform information and the like in units of a plurality of drivers.
  • the number of signal lines between the controller and drivers can be reduced, and at the same time, waveform information and mode set information can be independently transferred in units of drivers.
  • Fig. 5 shows the arrangement of a conventional matrix type display apparatus to which the above embodiment is to be applied.
  • the apparatus comprises a display unit 401 for displaying an image, driving circuits 402 for driving the scanning lines of the display unit 401, driving circuits 403 for driving the information lines of the display unit 401, a bus board 404 for supplying a power supply signal and a control signal to the driving circuits 402, a bus board 405 for supplying a power supply signal and a control signal to the driving circuits 403, a control means (to be referred to as a controller hereinafter) 406 for generating the power supply signals and control signals to be supplied to the driving circuits 402 and 403, a cable 407 for supplying the power supply signal and control signal generated by the controller 406 to the bus board 404, and a cable 408 for supplying the power supply signal and control signal generated by the controller 406 to the bus board 405.
  • a control means to be referred to as a controller hereinafter
  • the controller 406 determines the operations of the driving circuits 402 and 403 required for drawing an intended image on the basis of image information transferred from a computer or the like, and transfers data to the bus boards 404 and 405. More specifically, the controller 406 supplies control signals and power supply signals required for displaying the image to the bus boards 404 and 405 via the cables 407 and 408.
  • the driving circuits 402 and 403 receive the control signals and power supply signals associated with the operations from the bus boards 404 and 405, and perform predetermined operations.
  • Fig. 6 shows the arrangement of general driving circuits.
  • the same reference numerals denote the same parts as in Fig. 5, and a detailed description thereof will be omitted.
  • a data bus 409 transfers image data transferred from the controller 406.
  • a clock signal line 410 supplies a clock signal for attaining synchronization of the reception timings of image data from the image data bus 409 to the driving circuits 403 and a clock signal for attaining synchronization of the operation timings in the driving circuits, i.e., for attaining synchronization of the operation timings of clock counters and latch circuits (to be described later).
  • a chip select (to be abbreviated as CS hereinafter) signal line 411 supplies a CS signal for designating a driving circuit which is to receive image data.
  • a drive signal line 412 supplies a drive signal used for simultaneously outputting image data to the display unit after image data for one line are received by all the driving circuits 403.
  • the number of CS signal lines for designating driving circuits which are to receive image data increases when the number of driving circuits increases upon realization of a large-screen or high-resolution display, and consequently, the number of control signals to be transferred from the controller increases.
  • the increase in the number of control signals must be avoided as much as possible since it leads to an increase in unnecessary radiation noise.
  • This embodiment has been made to solve the above-mentioned problem, and provides a means for transferring image data to the respective driving circuits without increasing the number of control signals to be output from the controller, which problem arises upon an increase in the number of driving circuits.
  • an image display apparatus of this embodiment comprises a display unit for displaying an image, driving circuits for driving the display unit, a bus board for supplying a power supply signal and a control signal to the driving circuits, a control means for generating the power supply signal and the control signal to be supplied to the driving circuits, and a transmission means for supplying the power supply signal and the control signal generated by.the control means to the bus board.
  • Data obtained by adding a signal, which indicates the start of transfer, to the beginning of image data transferred from the control means is transferred to the driving circuits, and each driving circuit comprises a circuit for recognizing its mounting position on the basis of a hardware pattern on the bus board.
  • image data can be sequentially received in units of driving circuits without increasing the number of control signal lines, and the controller need not supply any chip select (CS) signal, thus obtaining an effect of suppressing unnecessary radiation noise, and the like.
  • CS chip select
  • One preferred embodiment of the present invention is a display apparatus which adopts a data transfer method for supplying a driving circuit selection signal to driving circuits via a common bus.
  • a scanning line selection signal (pin address) and display data (video data) can be time-serially supplied via the same bus.
  • additional information such as intra-chip block selection information, scanning mode information, waveform data information, test mode information, and the like can be supplied via the same bus.
  • Another preferred embodiment of the present invention adopts a data transfer method for transferring the pin address and video data to driving circuits via a common bus.
  • chip address and additional information can be sent via the same bus.
  • a control signal for identifying various kinds of information is supplied to the driving circuits via a line different from the above-mentioned bus.
  • Fig. 42 is a block diagram of a display apparatus according to the above-mentioned embodiment.
  • Each driving circuit DR time-serially receives various kinds of information output from a controller via a common bus.
  • a control signal synchronous with the information to be transferred is supplied via a control line (not shown), the kind of information to be transferred via the common bus can be discriminated.
  • each driving circuit comprises a means CAD for specifying the position information of the driving circuit.
  • the means CAD is preferably constituted by an outer circuit of IC chips of the driving circuits DR, so that the driving circuits DR can use IC chips having the same circuit arrangement.
  • Such outer circuit can be easily manufactured by, e.g., a wiring pattern formed on a common bus board.
  • an active matrix type liquid crystal element As a display unit used in the present invention, an active matrix type liquid crystal element, a plasma display, an electron emission element, a ferroelectric liquid crystal element, and a digital micro-mirror device may be used.
  • Fig. 7 is a physical schematic diagram showing the data transfer method for a display apparatus driving circuit according to a first embodiment of the present invention (the common-side data transfer is not shown).
  • Fig. 8 is a schematic diagram showing the method of fixing chip addresses of segment drivers 2 in Fig. 7 in a hardware manner.
  • the driving circuit comprises a display apparatus (FPD) 1, information line-side driving integrated circuits (segment drivers) 2, a common bus 3, chip select terminals 4, a segment bus board 5, a control signal (CS) line 6, a clock signal (CLK) line 8, and a controller 10.
  • Fig. 9 is a schematic chart showing the data transfer method in the circuit shown in Fig. 7.
  • Fig. 9 is a schematic chart showing the data transfer method in the circuit shown in Fig. 7.
  • Fig. 10 is a timing chart for explaining in detail information to be received by the segment drivers 2 (2-1, 2-2, 2-3,%) in the circuit shown in Figs. 7 and 8, i.e., showing the data format on a 16-bit bus and the timing of a control signal.
  • Fig. 11 is a block diagram showing the arrangement of the segment driver in the circuit shown in Fig. 7.
  • the plurality of drivers 2 for driving the display apparatus 1 are connected via the common bus 3, and a unique chip address is assigned to each driver by fixing a plurality of pins of the chip address terminal 4 to ground (GND, e.g., "0") or VCC (the upper reference potential, e.g., "1") as shwon in Fig. 8.
  • the controller 10 time-divisionally outputs chip addresses CA0 to CA7, block select signals BS0 to BS3 and AS, and video data in the data format shown in Figs. 9 and 10 onto the common bus 3.
  • a control signal is "1"
  • each driver 2 compares the input chip address signal with its own chip address, which is designated in advance in a hardware manner.
  • the driver recognizes that the data following the control signal is information addressed thereto.
  • the first driver 2-1 shown in Fig. 8 is assigned a fixed chip address "0, 0, 0, 0, 0, 0, 1, 0".
  • the control signal (CS) is "1”
  • the chip addresses CA0 to CA7 of the information on the bus are "0, 0, 0, 0, 0, 0, 1, 0”
  • the first driver 2-1 recognizes that the information following the control signal is video data to be received by itself.
  • the block select signal AS of the information on the bus is "0"
  • data according to the combination of the signals BS0 to BS3 are transferred from the controller 10.
  • Fig. 12 is a table showing such block division method.
  • Each driver 2 holds previous data until it receives new data, and drives the display apparatus 1 in accordance with the held data. Therefore, according to the data transfer method of this embodiment, the controller detects a change in video data, and transfers data corresponding to only the changed portion (in units of drivers) so as to reduce the average data transfer amount, thus contributing to reductions of consumption power and radiation noise.
  • a driving voltage can be applied to the display apparatus 1 in correspondence with only blocks whose data are updated.
  • the data transfer method of this embodiment is particularly effective for a partial rewrite driving method performed in a device with memory characteristics such as a ferroelectric liquid crystal device, i.e., a method of updating display data in correspondence with only the change point of video data.
  • Fig. 13 is a timing chart showing the data transfer method according to a second embodiment of the present invention.
  • Fig. 14 is a block diagram showing the arrangement of the segment driver to which the data transfer method of the second embodiment is applied.
  • the respective segment drivers are set with chip addresses, as shown in Fig. 8.
  • the output pins of each segment driver are set with output pin addresses.
  • the controller 10 designates the output pin address that transfers data using start block information signals SB0 to SB3 and end block information signals EB0 to EB3 in addition to the above-mentioned chip address. For example, when the control signal is "1" and the chip addresses CA0 to CA7 of the information on the bus are "0, 0, 0, 0, 0, 0, 1, 0", the first driver 2-1 (see Fig.
  • each segment-side driving integrated circuit 2 comprises a latch circuit, a multiplexer circuit, and a chip address discrimination circuit to realize a data transfer method with control data, only changed data can be transferred to each driving integrated circuit, thereby reducing the average data transfer amount.
  • This method is particularly effective for a partial rewrite driving method performed in a device with memory characteristics such as a ferroelectric liquid crystal device, i.e., a method of updating display data in correspondence with only the change point of video data.
  • Fig. 15 is a physical schematic diagram showing the data transfer method for a display apparatus driving circuit according to a third embodiment of the present invention (the segment-side data transfer is not shown).
  • Fig. 16 is a schematic diagram showing the method of setting the chip addresses of the respective unit drivers in the circuit shown in Fig. 15 in a hardware manner.
  • the circuit comprises a bus 101, scanning-side driving integrated circuits (common drivers) 102, fixed chip address input pins 103, a common bus board 104, a controller 105, a control signal line 106, a clock signal (CLK) line 107, a display apparatus (panel) 110, information-side driving integrated circuits (segment drivers) 111, and a segment bus board 112.
  • Fig. 17 is a schematic chart showing the data transfer method in the circuit shown in Fig. 15.
  • Fig. 18 is a timing chart for explaining in detail information to be received by the common drivers 102 in the circuit shown in Figs. 15 and 16, and showing the data format on the 4-bit data bus 101 and the timings of the control signal.
  • each driver 102 compares data on the bus 1 with its own address, which is designated in advance in a hardware manner. When the two addresses match, the driver 102 recognizes that the data following the control signal is addressed to itself. For example, the driver 12-1 shown in Fig. 16 is assigned a fixed chip address "0, 0, 1, 0". When the control signal is "H” and information (CA0 to CA3) on the bus indicates “0, 0, 1, 0”, the driver 12-1 recognizes that the information after this information indicates its own pin address, and begins to read the pin address (PA0 to PA7).
  • the speed of the clock signal CLK at that time can be as low as about several hundreds of Hz, and data can be transferred at a relatively low transfer speed despite the small number of signal lines.
  • Fig. 19 is a timing chart showing the data transfer method according to a fourth embodiment of the present invention.
  • the chip address is serially transferred for two clocks using a 4-bit bus.
  • the number of drivers can be increased more easily.
  • the number of drivers can be increased up to 256 without increasing the number of signal lines.
  • Fig. 20 is a timing chart showing the data transfer method according to a fifth embodiment of the present invention.
  • Fig. 21 is a table showing the method of addressing output pins in accordance with a mode signal in the fifth embodiment. This method is used when data is displayed on a display having, e.g., 2,048 physical scanning lines in a graphic mode with a resolution (e.g., 480 lines) lower than that of the display.
  • the driver 102 shown in Fig. 15 selects output pins one by one in accordance with the table shown in Fig. 21.
  • the controller 105 transmits a chip address while ignoring the least significant bit PA7 of the pin address signal, and the driver simultaneously selects output pins in units of two pins in accordance with the table shown in Fig. 21.
  • this method can be applied to 4- or 8-pin simultaneous selection.
  • the format of data output from the controller is realized by the data transfer method with control data, the number of signal lines between the controller and the driving integrated circuits can be reduced.
  • the present invention can easily cope with a case wherein the number of scanning lines is large, i.e., the number of driving integrated circuits (especially, common-side ICs) is large, and is particularly effective for a high-resolution display.
  • the number of scanning lines is large, i.e., the number of driving integrated circuits (especially, common-side ICs) is large, and is particularly effective for a high-resolution display.
  • Fig. 22 is a physical schematic diagram showing the data transfer method for a display apparatus driving circuit according to a sixth embodiment of the present invention.
  • Fig. 23 is a schematic diagram showing the method of fixing the chip addresses of segment and common drivers in the circuit shown in Fig. 22 in a hardware manner.
  • the circuit comprises a display apparatus (FPD) 201, segment drivers 202, common drivers 203, a common bus 204, chip address terminals 205, bus boards 206, a control signal line 207, a controller 208, and a clock signal (CLK) line 210.
  • Fig. 24 is a schematic chart showing the data transfer method of transferring data to the segment drivers 202 in the circuit shown in Fig. 22.
  • the controller 208 and the drivers 202 and 203 for driving the display apparatus 201 are connected via the common bus 204, and a chip address signal, a pin address signal, video data, and a data discrimination signal are time-divisionally transferred in the data format shown in Fig. 24. Designation of the output pins of the common drivers 203 and transfer of video information corresponding to all the segment drivers 202 (or the drivers corresponding to a change point) are completed within one horizontal scanning period, thus driving the display apparatus 201.
  • Fig. 25 is a timing chart for explaining in detail the information to be received by the common drivers 203 (23-1, 23-2, 23-3,...) in the circuit shown in Figs. 22 and 23, i.e., showing the data format on the 16-bit bus 204.and the timings of the control signal.
  • each common driver 203 recognizes that the data on the bus 204 is chip address information.
  • Each common driver 203 is assigned a unique chip address by fixing a plurality of pins of its chip address terminal 205 to ground (GND: corresponding to, e.g., "0") or VCC (the upper reference potential: corresponding to, e.g., "1") on the printed board 206, as shown in Fig. 23.
  • the common driver 203 recognizes that the following data is its own pin address information, and fetches the information. According to the data transfer method of this embodiment, which transfers each pin address information, as described above, even when the number of scanning lines increases, data can be transferred without increasing the number of signal lines, and this method is particularly effective for a large-screen, high-resolution display in future.
  • Fig. 26 is a timing chart for explaining in detail the information to be received by the segment drivers 202 (22-1, 22-2, 22-3,...) in the circuit shown in Figs. 22 and 23, i.e., showing the data format on the 16-bit data bus 204 and the timings of the control signal.
  • Fig. 27 is a block diagram showing the arrangement of the segment driver in the circuit shown in Fig. 22.
  • each segment driver 202 recognizes that the data on the bus 204 is chip address information.
  • Each segment driver 202 is assigned a unique chip address by fixing a plurality of pins of its chip address terminal 205 to ground (GND: corresponding to, e.g., "0") or VCC (the upper reference potential: corresponding to, e.g., "1") on the printed board 206, as shown in Fig. 23.
  • GND ground
  • VCC the upper reference potential: corresponding to, e.g., "1”
  • each segment driver 202 holds previous data until it receives new data, and drives the display apparatus in accordance with the held data. Therefore, according to the data transfer method of this embodiment, the controller detects a change in video data, and transfers data of only the changed portion (in units of drivers) to reduce the average data transfer amount, thus contributing to reductions of consumption power and radiation noise.
  • Fig. 28 is a physical schematic diagram showing the data transfer method according to a seventh embodiment of the present invention. That is, in the driving circuit of the seventh embodiment, the common drivers 203 are arranged on the right and left sides of the display apparatus 201, the segment drivers 202 are arranged on the upper and lower sides of the display apparatus 201, and these drivers are connected via the common bus line 204 to surround the four sides of the display apparatus 201. According to the second embodiment, even when the number of scanning lines is as large as the bus boards (printed boards) 206 required on the four sides of the display apparatus 201, a space-saving wiring layout can be realized without increasing the number of signal lines from the controller 208.
  • connection points to the controller 208 can be set at arbitrary positions on the bus line 4, thus allowing easy connection with an external device.
  • the common bus includes both segment and common signal lines and data output from the controller have a common data format to realize a data transfer method with control data, the number of signal lines between the controller and driving integrated circuits can be reduced.
  • the average data transfer amount can be reduced.
  • the present invention can easily cope with a case wherein the number of driving integrated circuits (especially, common-side ICs) is large, and is particularly effective for a high-resolution display. Moreover, since the bus line has a ring-shaped layout, connection points to the controller can be set at arbitrary positions on the bus line, thus allowing easy connection with an external device.
  • Fig. 29 is a physical schematic diagram showing a display apparatus driving circuit according to an eighth embodiment of the present invention
  • Fig. 30 is a schematic diagram showing the method of fixing the chip addresses of information- and scanning-side drivers 302 and 303 in the circuit shown in Fig. 29 in a hardware manner.
  • the circuit comprises a display apparatus (panel) 301, information-side (segment) drivers 302, scanning-side (common) drivers 303, a common bus 304, chip select terminals 305, bus boards (printed boards) 306, a clock signal line 307, a controller 308, and a control signal line 309.
  • Fig. 31 is a schematic chart showing the data transfer method in the circuit shown in Fig. 29.
  • Fig. 32 shows the data format of the scanning-side drivers 303 in the circuit shown in Fig. 29.
  • Fig. 33 shows the data format of the information-side drivers 302 in the circuit shown in Fig. 29.
  • Fig. 34 shows the format of a data discrimination signal in the circuit shown in Fig. 29.
  • Fig. 35 is a block diagram showing the arrangement of the information-side driver 302 in the circuit shown in Fig. 29.
  • the drivers 302 and 303 for driving the display apparatus 301 are connected via the common bus 304, and chip address information, pin address information, video data information, a data discrimination.signal, waveform information, mode set information, and test mode information are time-divisionally transferred on the bus 304 in the data format shown in Figs. 31 and 32.
  • each scanning-side driver 303 recognizes that the data on the bus 304 are chip address information and a data discrimination signal.
  • Each scanning-side driver 303 is assigned a unique chip address by fixing a plurality of pins of its chip address terminal 305 to ground (GND) or VCC (upper reference potential) on the printed circuit board 306, as shown in Fig. 30.
  • the scanning-side driver 303 recognizes that the following information is that addressed to itself.
  • the driver 303 discriminates in accordance with the combination of data discrimination signals sent simultaneously with the chip address data, i.e., the table shown in Fig.
  • the scanning-side driver 303 applies, from output pins designated by the pin address information, a voltage according to scanning mode information and waveform information, i.e., the correspondence tables shown in Fig. 37, to the display apparatus 301.
  • the driver 303 holds previous scanning mode information and waveform information until it receives new information, and outputs data in accordance with the held information.
  • each information-side driver 302 recognizes that the data on the bus are chip address information and a data discrimination signal.
  • Each information-side driver 302 is assigned a unique chip address by fixing a plurality of pins of its chip address terminal 305 to ground (GND) or VCC (upper reference potential) on the printed circuit board 306, as shown in Fig. 30.
  • the chip address data on the bus 304 is equal to its own chip address
  • the information-side driver 302 recognizes that the following information is that addressed to itself.
  • the driver 302 discriminates in accordance with the combination of data discrimination signals sent simultaneously with the chip address data, i.e., the table shown in Fig. 34, if the following information is video data information, waveform information, or test mode information.
  • the information-side driver 302 receives video data corresponding to its own output pins, and thereafter, applies a voltage according to waveform information and test mode information, i.e., a voltage according to the correspondence table shown in Fig. 38, to the display apparatus 301 in synchronism with an output waveform control clock signal. At this time, the driver 302 holds previous waveform information until it receives new information, and outputs data in accordance with the held information.
  • a voltage according to waveform information and test mode information i.e., a voltage according to the correspondence table shown in Fig. 38
  • a mode set signal and a waveform information signal are transferred using a rest period in which no scanning is performed. For example, in a display apparatus having 1,024 scanning lines, even when the mode set signal and the waveform information signal are updated once during the refresh period of one frame, only an interrupt period 1/1024 the horizontal scanning period is required, and has no influence on display quality.
  • drivers have a common data format, and chip address information, pin address information, waveform information, and mode set information for the scanning-side drivers, chip address information, video data information, waveform information, and test mode information for the information-side drivers, and control data for discriminating such information are time-divisionally transferred onto the common bus.
  • the number of signal lines between the controller and drivers can be reduced, and the occupation ratio of cables and printed boards in a housing can be reduced, thus attaining a size reduction of the housing and a cost reduction.
  • the decrease in the number of signal lines can contribute to a reduction of radiation noise.
  • waveform information and mode set information can be independently transferred in units of drivers, each driver can output an arbitrary waveform.
  • Fig. 38 shows the arrangement of a driving circuit according to a ninth embodiment of the present invention.
  • the same reference numerals in Fig. 38 denote the same or corresponding parts as in the prior art shown in Figs. 5 and 6, and a detailed description thereof will be omitted.
  • CS signals 413 (413a, 413b, 413c) are defined by hardware patterns on a bus board 405 and are used for recognizing the mounting positions of driving circuits 403 (403a, 403b, 403c) by themselves.
  • the driving circuit comprises a clock count number setting circuit 414 for calculating the clock count number until the beginning of fetching of image data of the driving circuit 403a, 403b, or 403c on the basis of the start bit (SB) signal transferred from a controller and the mounting position information obtained from the bus board, and setting the calculated clock count number in a counter, a clock counter 415 for counting the count number set by the clock count number setting circuit 414, and enabling a first latch circuit 417 (to be described later) so as to fetch data into the driving circuit upon completion of the count operation, an AND gate 416 for ANDing clocks and an enable signal output from the clock counter 415, and outputting the AND to the first latch circuit (to be described below), the first latch circuit 417 for sequentially fetching image data from the data bus in synchronism with the signal supplied from the AND gate 416 and supplying the fetched image data to the next latch circuit 418 upon completion of fetching, and
  • SB start bit
  • Fig. 40 is a timing chart of the driving circuit shown in Fig. 39.
  • Fig. 40A shows image data supplied onto a data bus 409
  • Fig. 40B shows enable signals output from the clock counters 415a to 415c in the driving circuits 403a to 403c
  • Fig. 40C shows synchronizing signals which are output from the AND gates 416 and are used for fetching image data into the first latch circuits 417a to 417c
  • Figs. 40D and 40E show the image data fetching operations of the first and second latch circuits 417a to 417c and 418a to 418c.
  • the start bit (SB) signal transferred from the controller 406 is input to the clock count number setting circuit 414 of each driving circuit.
  • a load position (chip address) information 413 of each driving circuit which is defined by the hardware pattern on the bus board 405, is input to the clock count number setting circuit 414.
  • the clock count number setting circuit 414 calculates the timing, at which each driving circuit begins to fetch data, on the basis of the two different input signals. For example, the cases of the driving circuits 403a to 403c shown in Fig. 39 will be examined below.
  • the clock count number setting circuit 414 of the driving circuit 403a recognizes based on the mounting position information 413a on the bus board that image data after the start bit signal is that to be fetched by its own driving circuit, and the clock counter 415a immediately outputs an enable signal.
  • the AND gate 416a Upon reception of the enable signal, the AND gate 416a generates a data fetching signal for the first latch circuit 417a in synchronism with a clock signal 410.
  • the first latch circuit 417a sequentially fetches data from the data bus 409. This operation is completed when the clock counter 415a has counted 160 clocks and then resets the enable signal.
  • the first latch circuit 417a Upon completion of storage of image data for 160 counts, the first latch circuit 417a transfers data toward the second latch circuit 418a, and the image data are held until the driving circuit receives a drive signal from the controller.
  • the driving circuit 403b recognizes its own mounting position information 413b, and determines that the data starting from the 161st count after the start bit (SB) signal is input are image data to be fetched by itself. Then, the setting circuit 414b sets a count clock number "160" until the beginning of the fetching operation in the clock counter 415b.
  • the clock counter 415b counts the set clock count number, and upon completion of the count operation, image data are sequentially fetched from the data bus 409 in the same procedure as in the driving circuit 403a. Thereafter, similar operations are performed in units of driving circuits. After image data are fetched by all the driving circuits, the controller inputs a drive signal to all the second latch circuits 418a to 418c, thereby simultaneously outputting data toward the display apparatus 401.
  • a start bit is assigned to the beginning of image data to be transferred from a controller 406, the hardware pattern used for recognizing the mounting position of each driving circuit by itself is arranged on the bus board 405, and the driving circuit itself determines the image data fetching timing based on this information, thereby obviating the need for CS signals from the controller.
  • the respective driving circuits can fetch image data without increasing the number of control signals such as CS signals.
  • Fig. 41 shows the arrangement of a driving circuit according to a tenth embodiment of the present invention.
  • the tenth embodiment is characterized in that, in addition to the embodiment shown in Fig. 41, a signal for designating a driving circuit that is to start the fetching operation of image data is set in the start bit signal, and an image data fetching start discrimination circuit 419 for discriminating which driving circuit starts the fetching operation or determining a clock count at which its own driving circuit starts the image data fetching operation is arranged before the clock count number setting circuit 414 in each driving circuit.
  • the fetching start discrimination circuits 419 of all the driving circuits 403 discriminate which driving circuit is to start the fetching operation of transferred image data, and set the discriminated information in the next clock count number setting circuits 414.
  • Each clock count number setting circuit 414 sets a clock number until the beginning of the fetching operation of image data from the data bus 409 in the clock counter 415 on the basis of the driving circuit information indicating the driving circuit which is to start the image data fetching operation and its own mounting position information 413 defined by the hardware pattern on the bus board 405. The following operations are the same as those in the first embodiment.
  • a start bit is assigned to the beginning of image data to be transferred from the controller 406, the hardware pattern used for recognizing the mounting position of each driving circuit by itself is arranged on the bus board 405, and a circuit for determining the image data fetching timing of its own driving circuit on the basis of this information is arranged. Accordingly, it would be unnecessary to transmit CS signal from a controller. Thus, even when the number of driving circuits increases, a system for fetching image data into the respective driving circuits can be formed without increasing the number of control signals such as CS signals. In addition, since an increase in the number of control signal lines is suppressed, the present invention is also effective in terms of suppression of radiation noise and the like.
  • a signal for designating a driving circuit that is to start the fetching operation of image data is set in the start bit signal, and each driving circuit comprises, before the clock count number setting circuit, a circuit for discriminating the driving circuit that is to start the fetching operation of image data.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Claims (12)

  1. Datenübertragungsverfahren zum Übertragen von Daten an eine Vielzahl von Ansteuerschaltungen (2, 102, 202, 203, 302, 303), die die Vielzahl von Datenzeilen einer Anzeigevorrichtung (1, 110, 201, 301) ansteuern, wobei die Daten bei diesem Verfahren durch eine gemeinsame Busleitung (3, 101, 204, 304) übertragen werden, die an die Vielzahl von Ansteuerschaltungen (2, 102, 202, 203, 302, 303) und an einen für eine Eingabe aus einer Steuereinheit (10, 105, 208, 308) geeigneten Eingabeanschluss angeschlossen ist, wobei das Verfahren die Schritte aufweist:
    Zeitmultiplex-Übertragen von eine ausgewählte Ansteuerschaltung identifizierenden Adressinformationen zusammen mit zur Verwendung durch die ausgewählte Ansteuerschaltung dienenden Daten durch die gemeinsame Busleitung (3, 101, 204, 304); und
    Vergleichen von der Adresse der einen der Ansteuerschaltungen mit den über die gemeinsame Busleitung übertragenen Adressinformationen bei jeder der Ansteuerschaltungen, wobei die Adresse für jede Ansteuerschaltung mittels mehrerer Potentiale fest bestimmt wird, die über mehrere sich von der gemeinsamen Busleitung unterscheidende Verdrahtungen (4, 103, 205, 305) derart bereitgestellt werden, dass die zusammen mit den Adressinformationen übertragenen Daten von der ausgewählten Ansteuerschaltung verwendet werden, wenn die Adresse der einen der Ansteuerschaltungen mit den Adressinformationen zusammenpasst.
  2. Verfahren gemäß Anspruch 1, bei dem die Anzeigevorrichtung ein Matrixfeld ist, und bei dem die Ansteuerschaltungen informationsseitige Ansteuerschaltungen (2, 202, 303) aufweisen, die die Informationszeilen der Vielzahl von Datenzeilen der Anzeigevorrichtung ansteuern, und wobei der Schritt des Zeitmultiplex-Übertragens das Zeitmultiplex-Übertragen von Anzeigedaten zusammen mit den Adressinformationen aufweist.
  3. Verfahren gemäß Anspruch 1 oder 2, bei dem die Anzeigevorrichtung ein Matrixfeld ist, und bei dem die Ansteuerschaltungen abtastseitige Ansteuerschaltungen (102, 203, 303) aufweisen, die die Abtastzeilen der Vielzahl von Datenzeilen der Anzeigevorrichtung ansteuern, und wobei der Schritt des Zeitmultiplex-Übertragens das Zeitmultiplex-Übertragen eines Abtastzeilen-Auswahlsignals zusammen mit den Adressinformationen aufweist.
  4. Verfahren gemäß Anspruch 1, bei dem die Adresse für jede Ansteuerschaltung mittels mehrerer Potentiale fest bestimmt wird, die Masse und Bezugspotential (VCC) aufweisen.
  5. Verfahren gemäß Anspruch 2, zusätzlich mit dem Schritt, bei jeder der informationsseitigen Ansteuerschaltungen (2, 202, 302), des Haltens bisheriger Daten, bis neue Daten empfangen werden, und des Ausgebens von Daten auf Grundlage der gehaltenen Daten.
  6. Verfahren gemäß Anspruch 5, bei dem der Schritt des Zeitmultiplex-Übertragens das Übertragen von Anzeigedaten nur für die informationsseitigen Ansteuerschaltungen aufweist, für die Daten verändert sind.
  7. Verfahren gemäß Anspruch 6, bei dem jede der informationsseitigen Ansteuerschaltungen (2, 202, 302) eine Vielzahl von Ausgabeanschlüssen zum Bereitstellen von Ausgaben an die Anzeigevorrichtung aufweist, wobei die Vielzahl von Ausgabeanschlüssen in mehrere Blöcke aufgeteilt ist und der Schritt des Zeitmultiplex-Übertragens das Übertragen von Anzeigedaten nur für die Blöcke aufweist, für die Anzeigedaten verändert sind.
  8. Verfahren gemäß Anspruch 3, bei dem der Schritt des Zeitmultiplex-Übertragens das Übertragen der Adressinformationen während eines Taktes aufweist.
  9. Verfahren gemäß Anspruch 3, bei dem der Schritt des Zeitmultiplex-Übertragens das Übertragen der Adressinformationen während zwei Takten aufweist.
  10. Anzeigegerät mit einer eine Vielzahl von Datenzeilen aufweisenden Anzeigevorrichtung (1, 110, 201, 301), einer Vielzahl von Ansteuerschaltungen (2, 102, 202, 203, 302, 303), die die Vielzahl von Datenzeilen der Anzeigevorrichtung ansteuern, und einer gemeinsamen Busleitung (3, 101, 204, 304), die an die Vielzahl von Ansteuerschaltungen und an einen für eine Eingabe aus einer Steuereinheit (10, 105, 208, 308) geeigneten Eingabeanschluss angeschlossen ist, durch die im Betrieb eine ausgewählte Ansteuerschaltung identifizierende Adressinformationen zusammen mit zur Verwendung durch die ausgewählte Ansteuerschaltung dienenden Daten im Zeitmultiplex übertragen werden; wobei jede der Ansteuerschaltungen eine mittels mehrerer Potentiale fest bestimmte Adresse aufweist, wobei die Potentiale über mehrere sich von der gemeinsamen Busleitung (3, 101, 204, 304) unterscheidende Verdrahtungen (4, 103, 205, 305) bereitgestellt werden und jede der mehreren Verdrahtungen (4, 103, 205, 305) an eine entsprechende der Ansteuerschaltungen angeschlossen ist, wobei jede der Ansteuerschaltungen eine Vergleichsschaltung zum Vergleich der Adresse mit den Adressinformationen umfasst und im Betrieb die mit den Adressinformationen übertragenen Daten verwendet, wenn die Adresse mit den Adressinformationen zusammenpasst.
  11. Gerät gemäß Anspruch 10, bei dem die Anzeigevorrichtung ein Matrixfeld ist, und bei dem die Ansteuerschaltungen informationsseitige Ansteuerschaltungen (2, 202, 302) aufweisen, die die Informationszeilen der Vielzahl von Datenzeilen der Anzeigevorrichtung ansteuern.
  12. Gerät gemäß Anspruch 10 oder 11, bei dem die Anzeigevorrichtung ein Matrixfeld ist, und bei dem die Ansteuerschaltungen abtastseitige Ansteuerschaltungen (102, 203, 303) aufweisen, die die Abtastzeilen der Vielzahl von Datenzeilen der Anzeigevorrichtung ansteuern.
EP96302886A 1995-04-27 1996-04-25 Datenübertragungsverfahren für eine Anzeigesteuerschaltung Expired - Lifetime EP0740285B1 (de)

Applications Claiming Priority (15)

Application Number Priority Date Filing Date Title
JP12563295 1995-04-27
JP12563395 1995-04-27
JP125632/95 1995-04-27
JP12563395 1995-04-27
JP125633/95 1995-04-27
JP12563295 1995-04-27
JP12877195 1995-05-01
JP128771/95 1995-05-01
JP12877195 1995-05-01
JP13118395 1995-05-02
JP131183/95 1995-05-02
JP13118395 1995-05-02
JP13264395 1995-05-08
JP132643/95 1995-05-08
JP13264395 1995-05-08

Publications (3)

Publication Number Publication Date
EP0740285A2 EP0740285A2 (de) 1996-10-30
EP0740285A3 EP0740285A3 (de) 1997-12-03
EP0740285B1 true EP0740285B1 (de) 2003-07-02

Family

ID=27527078

Family Applications (1)

Application Number Title Priority Date Filing Date
EP96302886A Expired - Lifetime EP0740285B1 (de) 1995-04-27 1996-04-25 Datenübertragungsverfahren für eine Anzeigesteuerschaltung

Country Status (7)

Country Link
US (2) US6078318A (de)
EP (1) EP0740285B1 (de)
KR (1) KR100263832B1 (de)
CN (1) CN1101040C (de)
AU (1) AU717386B2 (de)
CA (1) CA2174903C (de)
DE (1) DE69628879T2 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1622158B (zh) * 2003-11-26 2010-10-06 Lg电子株式会社 用于驱动等离子体显示板的装置

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3548405B2 (ja) * 1996-12-19 2004-07-28 キヤノン株式会社 画像データの転送制御装置及び表示装置
US6819303B1 (en) * 1998-08-17 2004-11-16 Daktronics, Inc. Control system for an electronic sign (video display system)
JPH11184440A (ja) * 1997-12-25 1999-07-09 Sony Corp 液晶表示装置の駆動回路
US6356260B1 (en) 1998-04-10 2002-03-12 National Semiconductor Corporation Method for reducing power and electromagnetic interference in conveying video data
US6940496B1 (en) * 1998-06-04 2005-09-06 Silicon, Image, Inc. Display module driving system and digital to analog converter for driving display
JP3777884B2 (ja) 1999-07-23 2006-05-24 セイコーエプソン株式会社 表示用ドライバｉｃ及びそれを用いた電子機器
JP3508837B2 (ja) * 1999-12-10 2004-03-22 インターナショナル・ビジネス・マシーンズ・コーポレーション 液晶表示装置、液晶コントローラ、ビデオ信号伝送方法
US6856373B2 (en) * 2000-08-29 2005-02-15 Fujitsu Display Technologies Corporation Liquid crystal display apparatus and reduction of electromagnetic interference
KR100652224B1 (ko) * 2000-12-26 2006-11-30 엘지노텔 주식회사 보드간 상태정보 교환 장치
JP3736622B2 (ja) * 2001-06-15 2006-01-18 セイコーエプソン株式会社 ライン駆動回路、電気光学装置及び表示装置
JP3883904B2 (ja) * 2001-06-15 2007-02-21 シャープ株式会社 表示装置及び表示システム
KR100815898B1 (ko) * 2001-10-13 2008-03-21 엘지.필립스 엘시디 주식회사 액정표시장치의 데이터 구동 장치 및 방법
KR100815897B1 (ko) * 2001-10-13 2008-03-21 엘지.필립스 엘시디 주식회사 액정표시장치의 데이터 구동 장치 및 방법
KR100864917B1 (ko) 2001-11-03 2008-10-22 엘지디스플레이 주식회사 액정표시장치의 데이터 구동 장치 및 방법
JP3895186B2 (ja) 2002-01-25 2007-03-22 シャープ株式会社 表示装置用駆動装置および表示装置の駆動方法
US7812812B2 (en) * 2003-03-25 2010-10-12 Canon Kabushiki Kaisha Driving method of display apparatus
US7755589B2 (en) * 2003-06-03 2010-07-13 Chunghwa Picture Tubes, Ltd. Noise suppressing method for flat panel display
TW594662B (en) * 2003-06-03 2004-06-21 Chunghwa Picture Tubes Ltd Method for restraining noise when flat display turn on/off
US8416174B2 (en) * 2003-12-08 2013-04-09 Canon Kabushiki Kaisha Display apparatus
US7492343B2 (en) * 2003-12-11 2009-02-17 Lg Display Co., Ltd. Liquid crystal display device
KR101032947B1 (ko) * 2004-03-18 2011-05-09 삼성전자주식회사 표시 장치 및 그 구동 장치
JP4093196B2 (ja) * 2004-03-23 2008-06-04 セイコーエプソン株式会社 表示ドライバ及び電子機器
EP1585102A1 (de) * 2004-03-30 2005-10-12 Dialog Semiconductor GmbH LCD STN Treiber für verschachtelte Mehrzeilensteuerung
TWI304563B (en) * 2005-03-11 2008-12-21 Himax Tech Inc Apparatus and method for generating gate control signals of lcd
TWI271694B (en) * 2005-03-11 2007-01-21 Himax Tech Ltd Identification apparatus of source driver in chip-on-glass LCD and identification method thereof
TWI306236B (en) 2005-03-11 2009-02-11 Himax Tech Inc Method for transmitting control signals from timing controller of lcd
CN100426367C (zh) * 2005-03-30 2008-10-15 奇景光电股份有限公司 液晶显示器的控制信号传输方法
CN100433118C (zh) * 2005-03-31 2008-11-12 奇景光电股份有限公司 玻璃覆晶封装液晶显示器的源极驱动器的识别装置及方法
WO2007015308A1 (ja) * 2005-08-04 2007-02-08 Fujitsu Hitachi Plasma Display Limited プラズマディスプレイ装置
JP4449953B2 (ja) 2006-07-27 2010-04-14 エプソンイメージングデバイス株式会社 液晶表示装置
KR100817095B1 (ko) 2007-01-17 2008-03-27 삼성전자주식회사 비동기 인터페이스 방식에서 계조 보정 처리를 수행할 수있는 디스플레이 드라이버 및 디스플레이 드라이빙 방법
US20080238895A1 (en) * 2007-03-29 2008-10-02 Jin-Ho Lin Driving Device of Display Device and Related Method
JP5495510B2 (ja) 2007-06-19 2014-05-21 キヤノン株式会社 表示装置及びそれを用いた電子機器
JP2009014836A (ja) * 2007-07-02 2009-01-22 Canon Inc アクティブマトリクス型表示装置及びその駆動方法
WO2009025387A1 (en) * 2007-08-21 2009-02-26 Canon Kabushiki Kaisha Display apparatus and drive method thereof
JP2009080272A (ja) * 2007-09-26 2009-04-16 Canon Inc アクティブマトリクス型表示装置
JP2009109641A (ja) * 2007-10-29 2009-05-21 Canon Inc 駆動回路、及びアクティブマトリクス型表示装置
CN101727801B (zh) * 2008-10-31 2012-04-11 扬智科技股份有限公司 用共享接脚控制显示模块及第一电路模块运作的集成电路
DE102008062725A1 (de) * 2008-12-18 2010-07-01 Eads Deutschland Gmbh Verfahren zur Datenübertragung auf einer Datenübertragungsverbindung sowie Datenübertragungseinheit
JP5284198B2 (ja) * 2009-06-30 2013-09-11 キヤノン株式会社 表示装置およびその駆動方法
JP2011013415A (ja) * 2009-07-01 2011-01-20 Canon Inc アクティブマトリックス型表示装置
JP2011028135A (ja) * 2009-07-29 2011-02-10 Canon Inc 表示装置及びその駆動方法
JP5250525B2 (ja) * 2009-10-16 2013-07-31 株式会社ジャパンディスプレイセントラル 表示装置
KR20110124039A (ko) * 2010-05-10 2011-11-16 삼성전자주식회사 표시 패널을 구동하기 위한 데이터 드라이버 및 이를 구비하는 디스플레이 장치
TWI453716B (zh) * 2011-08-19 2014-09-21 Novatek Microelectronics Corp 資料傳輸方法及其顯示驅動系統
CN109164998B (zh) * 2011-08-24 2021-05-18 联咏科技股份有限公司 数据传输方法及其显示驱动系统
JP6124573B2 (ja) 2011-12-20 2017-05-10 キヤノン株式会社 表示装置
KR102154814B1 (ko) 2014-02-24 2020-09-11 삼성디스플레이 주식회사 유기전계발광 표시장치 및 그의 구동방법
CN104933983A (zh) * 2015-07-17 2015-09-23 京东方科技集团股份有限公司 一种降低移动终端功耗的方法和系统
EP3353771B1 (de) * 2015-09-25 2023-06-14 Apple Inc. Redundanzkonfiguration eines zeilentreibers
KR102576159B1 (ko) * 2016-10-25 2023-09-08 삼성디스플레이 주식회사 표시 장치 및 이의 구동 방법
US12014698B2 (en) 2020-04-24 2024-06-18 Kyocera Corporation Dot-matrix display device and timer apparatus
JP2022184573A (ja) 2021-06-01 2022-12-13 キヤノン株式会社 発光装置及びその制御方法、表示装置、光電変換装置、電子機器

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4918598A (en) * 1985-08-14 1990-04-17 Apple Computer, Inc. Method for selectively activating and deactivating devices having same first address and different extended addresses

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2515402B1 (de) * 1981-10-23 1987-12-24 Thomson Csf
JPS5960786A (ja) * 1982-09-30 1984-04-06 Fujitsu Ltd 半導体集積回路
FR2573899B1 (fr) * 1984-11-28 1986-12-26 France Etat Circuit electronique forme de transistors en couches minces pour commander un dispositif matriciel
DE3508321A1 (de) * 1985-03-06 1986-09-11 CREATEC Gesellschaft für Elektrotechnik mbH, 1000 Berlin Programmierbare schaltung zur steuerung einer fluessigkristallanzeige
EP0289144B1 (de) * 1987-03-31 1994-07-06 Canon Kabushiki Kaisha Anzeigevorrichtung
US5172107A (en) * 1987-11-26 1992-12-15 Canon Kabushiki Kaisha Display system including an electrode matrix panel for scanning only scanning lines on which a moving display is written
CA1319767C (en) * 1987-11-26 1993-06-29 Canon Kabushiki Kaisha Display apparatus
US5029984A (en) * 1988-03-15 1991-07-09 Mitsubishi Denki Kabushiki Kaisha Liquid crystal display device
AU617006B2 (en) * 1988-09-29 1991-11-14 Canon Kabushiki Kaisha Data processing system and apparatus
JPH0396997A (ja) * 1989-09-08 1991-04-22 Oki Electric Ind Co Ltd スクロール表示装置
DE69127113T2 (de) * 1990-03-05 1997-12-11 Fujitsu Ltd Auf einem Wafer integrierter Speicher mit Multibitzugang und System mit demselben Speicher
JPH0455890A (ja) 1990-06-25 1992-02-24 Canon Inc 画像データ制御装置及び表示システム
JP2554785B2 (ja) * 1991-03-30 1996-11-13 株式会社東芝 表示駆動制御用集積回路及び表示システム
US5796376A (en) * 1991-12-18 1998-08-18 Cie Research, Inc. Electronic display sign
JP3310011B2 (ja) * 1992-03-30 2002-07-29 株式会社東芝 半導体メモリおよびこれを使用した半導体メモリボード
ATE158667T1 (de) 1992-05-19 1997-10-15 Canon Kk Verfahren und einrichtung zur steuerung einer anzeige
US5444458A (en) * 1993-02-22 1995-08-22 Casio Computer Co., Ltd. Display data write control device
US5481651A (en) * 1993-04-26 1996-01-02 Motorola, Inc. Method and apparatus for minimizing mean calculation rate for an active addressed display
JPH06324644A (ja) * 1993-05-13 1994-11-25 Casio Comput Co Ltd 表示装置
CN1044292C (zh) * 1993-05-13 1999-07-21 卡西欧计算机公司 显示器驱动设备
JPH07146671A (ja) * 1993-06-16 1995-06-06 Mitsubishi Electric Corp 大型映像表示装置
US5828367A (en) * 1993-10-21 1998-10-27 Rohm Co., Ltd. Display arrangement
JPH07129122A (ja) * 1993-10-28 1995-05-19 Sharp Corp 表示駆動装置およびそのデータ伝送方法
JP2914870B2 (ja) * 1994-05-25 1999-07-05 株式会社東芝 半導体集積回路
JP3548405B2 (ja) * 1996-12-19 2004-07-28 キヤノン株式会社 画像データの転送制御装置及び表示装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4918598A (en) * 1985-08-14 1990-04-17 Apple Computer, Inc. Method for selectively activating and deactivating devices having same first address and different extended addresses

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1622158B (zh) * 2003-11-26 2010-10-06 Lg电子株式会社 用于驱动等离子体显示板的装置

Also Published As

Publication number Publication date
US6335720B1 (en) 2002-01-01
CN1147123A (zh) 1997-04-09
EP0740285A3 (de) 1997-12-03
EP0740285A2 (de) 1996-10-30
DE69628879D1 (de) 2003-08-07
CA2174903C (en) 2002-09-10
AU5086296A (en) 1996-11-07
AU717386B2 (en) 2000-03-23
CN1101040C (zh) 2003-02-05
DE69628879T2 (de) 2004-05-13
US6078318A (en) 2000-06-20
KR960038731A (ko) 1996-11-21
CA2174903A1 (en) 1996-10-28
KR100263832B1 (ko) 2000-08-16

Similar Documents

Publication Publication Date Title
EP0740285B1 (de) Datenübertragungsverfahren für eine Anzeigesteuerschaltung
JP3266119B2 (ja) 液晶表示装置及び映像データ転送方法
US5790136A (en) Interleaving pixel data for a memory display interface
KR101090248B1 (ko) 칼럼 드라이버 및 이를 갖는 평판 표시 장치
US10580345B2 (en) Display driver and display panel module
US7724225B2 (en) Display panel for liquid crystal display
JP2003015611A (ja) 液晶駆動装置
KR100435114B1 (ko) 액정디스플레이장치
JP3243178B2 (ja) データ転送方式並びに同方式を使用した表示装置
KR100256002B1 (ko) 표시장치와 상기 표시장치의 구동회로 및 구동방법
KR101112559B1 (ko) 액정 표시 장치 및 구동 방법
US6657640B2 (en) Image display apparatus
JPH08278479A (ja) 表示信号インターフェース方式
JP3347616B2 (ja) 表示装置の駆動回路
KR100318384B1 (ko) 액정표시장치 및 그 구동 방법
JP3985013B2 (ja) 画像表示装置
JP3957884B2 (ja) マトリクス駆動型画像表示装置
JP2785327B2 (ja) 表示制御装置及びこれを用いる表示装置
JPH0695067A (ja) 液晶表示装置
JP2002175055A (ja) 平面表示装置
TW201314646A (zh) 閘極驅動器及具有該閘極驅動器之顯示裝置
JPH08179740A (ja) 画像データ伝送方法および画像表示装置
JP2004045985A (ja) 液晶表示装置
KR19990080023A (ko) 표시 모드 변경에 따른 영상 위치를 자동 조정하는 디스플레이장치 및 이를 사용하는 컴퓨터 시스템
JP2003186449A (ja) 表示装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE ES FR GB IT NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE ES FR GB IT NL SE

17P Request for examination filed

Effective date: 19980420

17Q First examination report despatched

Effective date: 20000627

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Designated state(s): DE ES FR GB IT NL SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20030702

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20030702

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69628879

Country of ref document: DE

Date of ref document: 20030807

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031002

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20040405

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20120425

Year of fee payment: 17

Ref country code: DE

Payment date: 20120430

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20120425

Year of fee payment: 17

Ref country code: FR

Payment date: 20120504

Year of fee payment: 17

REG Reference to a national code

Ref country code: NL

Ref legal event code: V1

Effective date: 20131101

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20130425

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131101

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130425

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20131231

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69628879

Country of ref document: DE

Effective date: 20131101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131101

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130430