DE69837909T2 - Herstellungsverfahren für ein halbleiterbauelement - Google Patents
Herstellungsverfahren für ein halbleiterbauelement Download PDFInfo
- Publication number
- DE69837909T2 DE69837909T2 DE69837909T DE69837909T DE69837909T2 DE 69837909 T2 DE69837909 T2 DE 69837909T2 DE 69837909 T DE69837909 T DE 69837909T DE 69837909 T DE69837909 T DE 69837909T DE 69837909 T2 DE69837909 T2 DE 69837909T2
- Authority
- DE
- Germany
- Prior art keywords
- film
- silicon
- silicon substrate
- titanium
- titanium film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
- H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/62—Electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/017—Manufacture or treatment using dummy gates in processes wherein at least parts of the final gates are self-aligned to the dummy gates, i.e. replacement gate processes
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10867197 | 1997-04-25 | ||
| JP10867197A JP4101901B2 (ja) | 1997-04-25 | 1997-04-25 | 半導体装置の製造方法 |
| PCT/JP1998/001892 WO1998049724A1 (fr) | 1997-04-25 | 1998-04-23 | Procede de fabrication de dispositif a semi-conducteurs |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69837909D1 DE69837909D1 (de) | 2007-07-26 |
| DE69837909T2 true DE69837909T2 (de) | 2008-02-14 |
Family
ID=14490735
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69837909T Expired - Lifetime DE69837909T2 (de) | 1997-04-25 | 1998-04-23 | Herstellungsverfahren für ein halbleiterbauelement |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US6562699B1 (enExample) |
| EP (1) | EP0928021B1 (enExample) |
| JP (1) | JP4101901B2 (enExample) |
| KR (1) | KR100399492B1 (enExample) |
| DE (1) | DE69837909T2 (enExample) |
| WO (1) | WO1998049724A1 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4101901B2 (ja) * | 1997-04-25 | 2008-06-18 | シャープ株式会社 | 半導体装置の製造方法 |
| GB2360292B (en) * | 2000-03-15 | 2002-04-03 | Murata Manufacturing Co | Photosensitive thick film composition and electronic device using the same |
| US7721491B2 (en) * | 2004-07-23 | 2010-05-25 | Jennifer Appel | Method and system for storing water inside buildings |
| US20060057853A1 (en) * | 2004-09-15 | 2006-03-16 | Manoj Mehrotra | Thermal oxidation for improved silicide formation |
| TW200816312A (en) * | 2006-09-28 | 2008-04-01 | Promos Technologies Inc | Method for forming silicide layer on a silicon surface and its use |
| JP5076557B2 (ja) * | 2007-03-06 | 2012-11-21 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
| US10446662B2 (en) | 2016-10-07 | 2019-10-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reducing metal gate overhang by forming a top-wide bottom-narrow dummy gate electrode |
| US10510851B2 (en) * | 2016-11-29 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low resistance contact method and structure |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3095564B2 (ja) * | 1992-05-29 | 2000-10-03 | 株式会社東芝 | 半導体装置及び半導体装置の製造方法 |
| US3601666A (en) * | 1969-08-21 | 1971-08-24 | Texas Instruments Inc | Titanium tungsten-gold contacts for semiconductor devices |
| US4629611A (en) * | 1985-04-29 | 1986-12-16 | International Business Machines Corporation | Gas purifier for rare-gas fluoride lasers |
| JPS61258434A (ja) | 1985-05-13 | 1986-11-15 | Nec Corp | 半導体装置の製造方法 |
| JPH0682641B2 (ja) | 1985-10-21 | 1994-10-19 | 日本電気株式会社 | 半導体集積回路装置の製造方法 |
| US4690730A (en) * | 1986-03-07 | 1987-09-01 | Texas Instruments Incorporated | Oxide-capped titanium silicide formation |
| US4981550A (en) * | 1987-09-25 | 1991-01-01 | At&T Bell Laboratories | Semiconductor device having tungsten plugs |
| US4851358A (en) * | 1988-02-11 | 1989-07-25 | Dns Electronic Materials, Inc. | Semiconductor wafer fabrication with improved control of internal gettering sites using rapid thermal annealing |
| US4981816A (en) * | 1988-10-27 | 1991-01-01 | General Electric Company | MO/TI Contact to silicon |
| US5084417A (en) * | 1989-01-06 | 1992-01-28 | International Business Machines Corporation | Method for selective deposition of refractory metals on silicon substrates and device formed thereby |
| JP2660359B2 (ja) * | 1991-01-30 | 1997-10-08 | 三菱電機株式会社 | 半導体装置 |
| KR970009867B1 (ko) * | 1993-12-17 | 1997-06-18 | 현대전자산업 주식회사 | 반도체 소자의 텅스텐 실리사이드 형성방법 |
| JPH08115890A (ja) | 1994-10-17 | 1996-05-07 | Fujitsu Ltd | 半導体基板上への電極形成方法 |
| JP2630290B2 (ja) * | 1995-01-30 | 1997-07-16 | 日本電気株式会社 | 半導体装置の製造方法 |
| JPH08213343A (ja) * | 1995-01-31 | 1996-08-20 | Sony Corp | 半導体装置およびその製造方法 |
| JPH08250463A (ja) | 1995-03-07 | 1996-09-27 | Nippon Steel Corp | 半導体装置の製造方法 |
| US5972790A (en) * | 1995-06-09 | 1999-10-26 | Tokyo Electron Limited | Method for forming salicides |
| US5595784A (en) * | 1995-08-01 | 1997-01-21 | Kaim; Robert | Titanium nitride and multilayers formed by chemical vapor deposition of titanium halides |
| US5830802A (en) * | 1995-08-31 | 1998-11-03 | Motorola Inc. | Process for reducing halogen concentration in a material layer during semiconductor device fabrication |
| EP0793271A3 (en) * | 1996-02-22 | 1998-12-02 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having a metal silicide film and method of fabricating the same |
| JPH09320990A (ja) * | 1996-03-25 | 1997-12-12 | Sharp Corp | 半導体装置の製造方法 |
| US5963828A (en) * | 1996-12-23 | 1999-10-05 | Lsi Logic Corporation | Method for tungsten nucleation from WF6 using titanium as a reducing agent |
| JP4101901B2 (ja) * | 1997-04-25 | 2008-06-18 | シャープ株式会社 | 半導体装置の製造方法 |
| KR19990041688A (ko) * | 1997-11-24 | 1999-06-15 | 김규현 | 티타늄 샐리사이드 형성 방법 |
-
1997
- 1997-04-25 JP JP10867197A patent/JP4101901B2/ja not_active Expired - Fee Related
-
1998
- 1998-04-23 DE DE69837909T patent/DE69837909T2/de not_active Expired - Lifetime
- 1998-04-23 WO PCT/JP1998/001892 patent/WO1998049724A1/ja not_active Ceased
- 1998-04-23 EP EP98917666A patent/EP0928021B1/en not_active Expired - Lifetime
- 1998-04-23 US US09/202,714 patent/US6562699B1/en not_active Expired - Fee Related
- 1998-04-23 KR KR10-1998-0710275A patent/KR100399492B1/ko not_active Expired - Fee Related
-
2003
- 2003-03-24 US US10/394,024 patent/US7135386B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| DE69837909D1 (de) | 2007-07-26 |
| EP0928021A1 (en) | 1999-07-07 |
| US6562699B1 (en) | 2003-05-13 |
| EP0928021B1 (en) | 2007-06-13 |
| US20030170967A1 (en) | 2003-09-11 |
| JP4101901B2 (ja) | 2008-06-18 |
| KR100399492B1 (ko) | 2003-12-24 |
| KR20000016675A (ko) | 2000-03-25 |
| WO1998049724A1 (fr) | 1998-11-05 |
| EP0928021A4 (en) | 2000-12-06 |
| JPH10303145A (ja) | 1998-11-13 |
| US7135386B2 (en) | 2006-11-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE10245607B4 (de) | Verfahren zum Bilden von Schaltungselementen mit Nickelsilizidgebieten, die durch ein Barrierendiffusionsmaterial thermisch stabilisiert sind sowie Verfahren zur Herstellung einer Nickelmonosilizidschicht | |
| DE112007001436B4 (de) | CMOS-Schaltungen mit geringem Kontaktwiderstand | |
| DE69427959T2 (de) | Integrierte Schaltung mit verbesserter Kontaktbarriere | |
| DE69628704T2 (de) | Verfahren zum Herstellen eines Oxidfilms auf der Oberfläche eines Halbleitersubstrats | |
| DE102007052050B4 (de) | Halbleiterbauelement und Verfahren zum Erhöhen der Ätzselektivität während der Strukturierung einer Kontaktstruktur des Halbleiterbauelements | |
| DE102006040764B4 (de) | Halbleiterbauelement mit einem lokal vorgesehenem Metallsilizidgebiet in Kontaktbereichen und Herstellung desselben | |
| DE10335101B4 (de) | Verfahren zur Herstellung einer Polysiliziumleitung mit einem Metallsilizidgebiet, das eine Linienbreitenreduzierung ermöglicht | |
| DE69014707T2 (de) | Verfahren zur Herstellung von CMOS-Feldeffekt-Transistoren. | |
| DE102015116912A1 (de) | Halbleiterstruktur und Verfahren zum Herstellen von dieser | |
| DE102004056022A1 (de) | Verfahren zur Bildung eines Nickelsalicids und Verfahren zur Herstellung eines Halbleiterbauelements unter Verwendung desselben | |
| DE102010064288B4 (de) | Halbleiterbauelement mit Kontaktelementen mit silizidierten Seitenwandgebieten | |
| DE10154835A1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE112008002270T5 (de) | MOS-Strukturen mit einem geringeren Kontaktwiderstand und Verfahren zu deren Herstellung | |
| EP0463332A1 (de) | Verfahren zur Herstellung einer dotiertes Polysilizium und Metallsilizid enthaltenden Mehrschichtgateelektrode für einen MOS-Transistor | |
| DE102004019199B4 (de) | Verfahren zur Herstellung eines Halbleiterbauelements | |
| DE69319867T2 (de) | Verfahren zur herstellung einer lokalen verbindung und eines hohen polisiliziumwiderstands | |
| DE69837909T2 (de) | Herstellungsverfahren für ein halbleiterbauelement | |
| DE10208904B4 (de) | Verfahren zur Herstellung unterschiedlicher Silicidbereiche auf verschiedenen Silicium enthaltenden Gebieten in einem Halbleiterelement | |
| DE19741891A1 (de) | Verfahren zur gleichzeitigen Bildung von Metallsalicid und einer lokalen Verbindungsstruktur in einer IC-Struktur | |
| DE10056866C2 (de) | Verfahren zur Bildung einer Ätzstoppschicht während der Herstellung eines Halbleiterbauteils | |
| DE10250611B4 (de) | Verfahren zur Herstellung eines Metallsilizidgebietes in einem dotierten Silizium enthaltenden Halbleiterbereich | |
| DE4244115A1 (en) | Semiconductor device - comprises silicon@ layer, and foreign atom layer contg. boron ions | |
| DE102009035438B4 (de) | Verwendung von Dielektrika mit großem ε als sehr selektive Ätzstoppmaterialien in Halbleiterbauelementen, sowie Halbleiterbauelemente | |
| DE19731857C2 (de) | Verfahren zur Dotierung eines Polysiliciumbereiches mit Phosphor | |
| DE10208751B4 (de) | Ein Verfahren zur Herstellung eines Halbleiterelements mit vergrößerten Metallsilizidbereichen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition |