DE69627595D1 - Halbleiterspeicher und Verfahren zum Ersetzen einer redundanten Speicherzelle - Google Patents

Halbleiterspeicher und Verfahren zum Ersetzen einer redundanten Speicherzelle

Info

Publication number
DE69627595D1
DE69627595D1 DE69627595T DE69627595T DE69627595D1 DE 69627595 D1 DE69627595 D1 DE 69627595D1 DE 69627595 T DE69627595 T DE 69627595T DE 69627595 T DE69627595 T DE 69627595T DE 69627595 D1 DE69627595 D1 DE 69627595D1
Authority
DE
Germany
Prior art keywords
memory cell
replacing
redundant
semiconductor memory
substitution information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69627595T
Other languages
English (en)
Other versions
DE69627595T2 (de
Inventor
Masayoshi Hirata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69627595D1 publication Critical patent/DE69627595D1/de
Publication of DE69627595T2 publication Critical patent/DE69627595T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/76—Masking faults in memories by using spares or by reconfiguring using address translation or modifications
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/816—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout for an application-specific layout
    • G11C29/82—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout for an application-specific layout for EEPROMs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/838—Masking faults in memories by using spares or by reconfiguring using programmable devices with substitution of defective spares
DE69627595T 1995-09-18 1996-09-18 Halbleiterspeicher und Verfahren zum Ersetzen einer redundanten Speicherzelle Expired - Fee Related DE69627595T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP7238012A JP2710237B2 (ja) 1995-09-18 1995-09-18 半導体記憶装置およびその冗長メモリセル部の置換方法
JP23801295 1995-09-18

Publications (2)

Publication Number Publication Date
DE69627595D1 true DE69627595D1 (de) 2003-05-28
DE69627595T2 DE69627595T2 (de) 2004-03-25

Family

ID=17023844

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69627595T Expired - Fee Related DE69627595T2 (de) 1995-09-18 1996-09-18 Halbleiterspeicher und Verfahren zum Ersetzen einer redundanten Speicherzelle

Country Status (5)

Country Link
US (1) US5684740A (de)
EP (1) EP0763794B1 (de)
JP (1) JP2710237B2 (de)
KR (1) KR100241838B1 (de)
DE (1) DE69627595T2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09306198A (ja) * 1996-02-07 1997-11-28 Lsi Logic Corp 冗長列及び入／出力線を備えたａｓｉｃメモリを修復するための方法
JP3241302B2 (ja) * 1997-08-21 2001-12-25 日本電気株式会社 半導体記憶装置
US6199177B1 (en) * 1998-08-28 2001-03-06 Micron Technology, Inc. Device and method for repairing a semiconductor memory
US6910152B2 (en) * 1998-08-28 2005-06-21 Micron Technology, Inc. Device and method for repairing a semiconductor memory
KR20020061193A (ko) * 2001-01-15 2002-07-24 (주)실리콘세븐 불량 메모리 블락을 리페어하는 반도체 메모리 장치의자동 리페어 방법
US7509543B2 (en) * 2003-06-17 2009-03-24 Micron Technology, Inc. Circuit and method for error test, recordation, and repair
WO2005050665A1 (ja) * 2003-11-19 2005-06-02 Renesas Technology Corp. 半導体集積回路
JP2009004087A (ja) * 2008-08-22 2009-01-08 Renesas Technology Corp 半導体集積回路装置
US20210224636A1 (en) * 2020-01-21 2021-07-22 Pegah AARABI System and method for interfacing a biological neural network and an artificial neural network

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS563499A (en) * 1979-06-25 1981-01-14 Fujitsu Ltd Semiconductor memory device
JPS6329360A (ja) * 1986-07-23 1988-02-08 Kenwood Corp サ−ボ回路
JPH03104097A (ja) * 1989-09-18 1991-05-01 Fujitsu Ltd 半導体記憶装置
US5153880A (en) * 1990-03-12 1992-10-06 Xicor, Inc. Field-programmable redundancy apparatus for memory arrays
JP2755781B2 (ja) * 1990-04-23 1998-05-25 株式会社東芝 半導体記憶装置およびその製造方法
JPH06251593A (ja) * 1993-02-24 1994-09-09 Matsushita Electron Corp フラッシュメモリの消去あるいは書き込み制御方法
US5619454A (en) * 1993-11-15 1997-04-08 Micron Technology, Inc. Programming method for healing over-erased cells for a flash memory device
JP3076195B2 (ja) * 1994-04-27 2000-08-14 日本電気株式会社 不揮発性半導体記憶装置

Also Published As

Publication number Publication date
US5684740A (en) 1997-11-04
JPH0982099A (ja) 1997-03-28
EP0763794A3 (de) 1999-04-14
DE69627595T2 (de) 2004-03-25
EP0763794B1 (de) 2003-04-23
KR100241838B1 (ko) 2000-03-02
EP0763794A2 (de) 1997-03-19
JP2710237B2 (ja) 1998-02-10
KR970017698A (ko) 1997-04-30

Similar Documents

Publication Publication Date Title
TW330265B (en) Semiconductor apparatus
EP0600151A3 (de) Nichtflüchtiger Halbleiterspeicher mit elektrisch und gemeinsam löschbaren Eigenschaften
DE69516402D1 (de) Gemischtes serielles paralleles dichotomisches Leseverfahren für nichtflüchtige Mehrpegel-Speicherzellen und Leseschaltung mit Verwendung eines solchen Verfahrens
TW334568B (en) Erase method for page mode multiple bits-per-cell flash EEPROM
DE69230281T2 (de) Nichtflüchtiges Halbleiterspeichergerät mit Redundanz
EP1168362A3 (de) Flashspeicher mit bessere Löschbarkeit und Schaltungen dazu
ITMI922473A1 (it) Circuito di ridondanza di riga per un dispositivo di memoria a semiconduttore.
DE68924637T2 (de) Speicheranordnung für Mehrprozessorsysteme.
DE69630024D1 (de) Nichtflüchtiger Speicher mit Einzelzellenreferenzsignalgeneratorschaltung zum Auslesen von Speicherzellen
EP0607780A3 (de) Flash-EEPROM mit redundantem Speicherzellenmatrix.
DE69627595D1 (de) Halbleiterspeicher und Verfahren zum Ersetzen einer redundanten Speicherzelle
DE69426817D1 (de) Fertigungprüfungsverfahren von Flash-EEPROM-Vorrichtungen
TW333704B (en) The semiconductor memory device
DE69716844D1 (de) Datenschreibverfahren in einer ferroelektrischen Speicherzelle vom Ein-Transistor-Typ
DE3778978D1 (de) Nichtfluechtiger halbleiterspeicher.
RU2002129292A (ru) Режим страничного стирания в матрице флэш-памяти
MY117283A (en) Semiconductor memory device
DE69631123D1 (de) Verfahren und Schaltung zum Lesen von nichtflüchtigen Speicherzellen mit niedriger Versorgungsspannung
DE69125875T2 (de) Nichtflüchtige Halbleiterspeicheranordnung
EP1184788A3 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69628963D1 (de) Verfahren zum Löschen eines nichtflüchtigen Halbleiterspeichers mit redundanten Zellen
ATE243359T1 (de) Wortleitungssignale einer flashspeicher bleiben überall auf dem chip verlustfrei
DE69017303D1 (de) Testverfahren für eine integrierte Schaltung mit nichtflüchtiger Speicherzelle fähig zum zeitweiligen Halten von Information.
JP4443029B2 (ja) スプリットゲート型フラッシュメモリ素子の消去方法
ATE193783T1 (de) Halbleiterspeichervorrichtung

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee