DE69625007T2 - Halbleiterelement-Herstellungsverfahren - Google Patents

Halbleiterelement-Herstellungsverfahren

Info

Publication number
DE69625007T2
DE69625007T2 DE69625007T DE69625007T DE69625007T2 DE 69625007 T2 DE69625007 T2 DE 69625007T2 DE 69625007 T DE69625007 T DE 69625007T DE 69625007 T DE69625007 T DE 69625007T DE 69625007 T2 DE69625007 T2 DE 69625007T2
Authority
DE
Germany
Prior art keywords
semiconductor device
device manufacturing
manufacturing
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69625007T
Other languages
English (en)
Other versions
DE69625007D1 (de
Inventor
Hiroaki Anmo
Shigeru Kanematsu
Takayuki Gomi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Application granted granted Critical
Publication of DE69625007D1 publication Critical patent/DE69625007D1/de
Publication of DE69625007T2 publication Critical patent/DE69625007T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H01L21/2652Through-implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8222Bipolar technology
    • H01L21/8228Complementary devices, e.g. complementary transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2658Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54453Marks applied to semiconductor devices or parts for use prior to dicing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/102Mask alignment
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/975Substrate or mask aligning feature
DE69625007T 1995-08-25 1996-08-23 Halbleiterelement-Herstellungsverfahren Expired - Lifetime DE69625007T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21687195A JP3528350B2 (ja) 1995-08-25 1995-08-25 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
DE69625007D1 DE69625007D1 (de) 2003-01-09
DE69625007T2 true DE69625007T2 (de) 2003-07-24

Family

ID=16695228

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69625007T Expired - Lifetime DE69625007T2 (de) 1995-08-25 1996-08-23 Halbleiterelement-Herstellungsverfahren

Country Status (4)

Country Link
US (1) US5830799A (de)
EP (1) EP0762492B1 (de)
JP (1) JP3528350B2 (de)
DE (1) DE69625007T2 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19857852B4 (de) * 1997-12-25 2008-12-04 Sony Corp. Halbleitervorrichtung und Verfahren zu deren Herstellung

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11224935A (ja) * 1997-12-02 1999-08-17 Mitsubishi Electric Corp 半導体集積回路の基板及び半導体集積回路の製造方法
US6656815B2 (en) 2001-04-04 2003-12-02 International Business Machines Corporation Process for implanting a deep subcollector with self-aligned photo registration marks
US6596604B1 (en) * 2002-07-22 2003-07-22 Atmel Corporation Method of preventing shift of alignment marks during rapid thermal processing
JP3775508B1 (ja) * 2005-03-10 2006-05-17 株式会社リコー 半導体装置の製造方法及び半導体装置
JP5088460B2 (ja) * 2005-10-20 2012-12-05 セイコーエプソン株式会社 半導体装置の製造方法
JP5088461B2 (ja) * 2005-10-21 2012-12-05 セイコーエプソン株式会社 半導体装置の製造方法
KR100851751B1 (ko) * 2006-12-27 2008-08-11 동부일렉트로닉스 주식회사 이미지 센서 제조 방법
JP2014216377A (ja) * 2013-04-23 2014-11-17 イビデン株式会社 電子部品とその製造方法及び多層プリント配線板の製造方法
CN112201579A (zh) * 2020-08-26 2021-01-08 株洲中车时代半导体有限公司 一种半导体芯片对准标记的制作方法及半导体芯片
CN112542413B (zh) * 2020-12-03 2021-09-28 中国电子科技集团公司第五十五研究所 一种异质衬底半导体薄膜器件对准方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1520925A (en) * 1975-10-06 1978-08-09 Mullard Ltd Semiconductor device manufacture
US4412376A (en) * 1979-03-30 1983-11-01 Ibm Corporation Fabrication method for vertical PNP structure with Schottky barrier diode emitter utilizing ion implantation
JPS5891256A (ja) * 1981-11-24 1983-05-31 新日本製鐵株式会社 ねじ鉄筋の継手
US4435896A (en) * 1981-12-07 1984-03-13 Bell Telephone Laboratories, Incorporated Method for fabricating complementary field effect transistor devices
JPS58170047A (ja) * 1982-03-31 1983-10-06 Fujitsu Ltd 半導体装置
JPS59158519A (ja) * 1983-02-28 1984-09-08 Toshiba Corp 半導体装置の製造方法
US4573257A (en) * 1984-09-14 1986-03-04 Motorola, Inc. Method of forming self-aligned implanted channel-stop and buried layer utilizing non-single crystal alignment key
JP2545865B2 (ja) * 1987-06-26 1996-10-23 ソニー株式会社 半導体装置の製造方法
JPH03203265A (ja) * 1989-12-28 1991-09-04 Sony Corp 半導体装置
MY109605A (en) * 1990-06-29 1997-03-31 Canon Kk Method for producing semiconductor device having alignment mark.
JPH0478123A (ja) * 1990-07-20 1992-03-12 Fujitsu Ltd 半導体装置の製造方法
FR2667440A1 (fr) * 1990-09-28 1992-04-03 Philips Nv Procede pour realiser des motifs d'alignement de masques.
US5300797A (en) * 1992-03-31 1994-04-05 Sgs-Thomson Microelectronics, Inc. Coplanar twin-well integrated circuit structure
US5503962A (en) * 1994-07-15 1996-04-02 Cypress Semiconductor Corporation Chemical-mechanical alignment mark and method of fabrication

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19857852B4 (de) * 1997-12-25 2008-12-04 Sony Corp. Halbleitervorrichtung und Verfahren zu deren Herstellung

Also Published As

Publication number Publication date
JP3528350B2 (ja) 2004-05-17
JPH0964192A (ja) 1997-03-07
EP0762492B1 (de) 2002-11-27
DE69625007D1 (de) 2003-01-09
EP0762492A1 (de) 1997-03-12
US5830799A (en) 1998-11-03

Similar Documents

Publication Publication Date Title
KR960012575A (ko) 반도체 장치 제조 방법
DE69634289D1 (de) Herstellungsverfahren einer Halbleitervorrichtung
DE69623832D1 (de) Halbleiterspeicheranordnung
DE69534709D1 (de) Herstellungsverfahren einer Halbleiteranordnung
DE69627226D1 (de) Herstellungsverfahren für eine Licht emittierende Halbleitervorrichtung
KR960012574A (ko) 반도체장치 제조방법
DE69623376D1 (de) Halbleiterspeicheranordnung
DE69615783T2 (de) Halbleiterspeicheranordnung
KR970004015A (ko) 반도체장치 및 그의 제조방법
DE69637939D1 (de) Halbleiteranordnung
FI952719A (fi) Menetelmä puolijohdelaitteen valmistamiseksi
DE69629068D1 (de) Halbleiterspeicheranordnung
DE69624297D1 (de) Halbleiterspeicheranordnung
FI954241A (fi) Puolijohdelaitteen valmistusmenetelmä
DE69625007D1 (de) Halbleiterelement-Herstellungsverfahren
DE69622292T2 (de) Halbleiteranordnung
GB9626363D0 (en) A method of manufacturing a semiconductor device
FI956099A0 (fi) Menetelmä puolijohdelaitteen valmistamiseksi
KR970004171A (ko) 반도체장치 및 그 제조방법
GB2300517B (en) Method of manufacturing a semiconductor device
KR970003418A (ko) 고집적 반도체 소자 제조 방법
KR970046731U (ko) 반도체소자 제조용 평탄화장치
KR970003189U (ko) 반도체 소자 제조장치
KR970046847U (ko) 반도체소자 제조장치
KR970015292U (ko) 반도체 제조장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition