DE69605127T2 - Kernteil mit asynchroner teilweisen rücksetzung - Google Patents

Kernteil mit asynchroner teilweisen rücksetzung

Info

Publication number
DE69605127T2
DE69605127T2 DE69605127T DE69605127T DE69605127T2 DE 69605127 T2 DE69605127 T2 DE 69605127T2 DE 69605127 T DE69605127 T DE 69605127T DE 69605127 T DE69605127 T DE 69605127T DE 69605127 T2 DE69605127 T2 DE 69605127T2
Authority
DE
Germany
Prior art keywords
integrated circuit
reset
power
conductor
subsystems
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69605127T
Other languages
German (de)
English (en)
Other versions
DE69605127D1 (de
Inventor
Daniel Reents
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE69605127D1 publication Critical patent/DE69605127D1/de
Publication of DE69605127T2 publication Critical patent/DE69605127T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
DE69605127T 1995-11-08 1996-07-17 Kernteil mit asynchroner teilweisen rücksetzung Expired - Lifetime DE69605127T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/555,264 US5860125A (en) 1995-11-08 1995-11-08 Integrated circuit including a real time clock, configuration RAM, and memory controller in a core section which receives an asynchronous partial reset and an asynchronous master reset
PCT/US1996/011866 WO1997017647A1 (en) 1995-11-08 1996-07-17 A core section having asynchronous partial reset

Publications (2)

Publication Number Publication Date
DE69605127D1 DE69605127D1 (de) 1999-12-16
DE69605127T2 true DE69605127T2 (de) 2000-08-17

Family

ID=24216612

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69605127T Expired - Lifetime DE69605127T2 (de) 1995-11-08 1996-07-17 Kernteil mit asynchroner teilweisen rücksetzung

Country Status (5)

Country Link
US (2) US5860125A (enExample)
EP (1) EP0859975B1 (enExample)
JP (1) JP3894573B2 (enExample)
DE (1) DE69605127T2 (enExample)
WO (1) WO1997017647A1 (enExample)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
JPH1115742A (ja) 1997-06-19 1999-01-22 Kofu Nippon Denki Kk メモリ・リフレッシュ制御回路
US6263448B1 (en) * 1997-10-10 2001-07-17 Rambus Inc. Power control system for synchronous memory device
US6167365A (en) * 1998-02-06 2000-12-26 Texas Instruments Incorporated Method of initializing CPU for emulation
US6154821A (en) * 1998-03-10 2000-11-28 Rambus Inc. Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain
US6473810B1 (en) * 1998-09-28 2002-10-29 Texas Instruments Incorporated Circuits, systems, and methods for efficient wake up of peripheral component interconnect controller
US6360364B1 (en) * 1999-03-17 2002-03-19 Microsoft Corporation System and method for installing an application on a portable computer
JP4230147B2 (ja) * 1999-08-30 2009-02-25 三菱電機株式会社 プログラマブルコントローラシステムおよびプログラマブルコントローラシステムのリセット制御方法
US6292425B1 (en) * 2000-06-07 2001-09-18 Advanced Micro Devices, Inc. Power saving on the fly during reading of data from a memory device
US6731563B1 (en) * 2000-06-08 2004-05-04 Mitsubishi Denki Kabushiki Kaisha Data backup device and step-up/step-down power supply
JP3601423B2 (ja) * 2000-07-27 2004-12-15 株式会社デンソー 半導体集積回路装置
US6366522B1 (en) * 2000-11-20 2002-04-02 Sigmatel, Inc Method and apparatus for controlling power consumption of an integrated circuit
US6792527B1 (en) * 2000-12-22 2004-09-14 Xilinx, Inc. Method to provide hierarchical reset capabilities for a configurable system on a chip
KR100379610B1 (ko) 2001-04-18 2003-04-08 삼성전자주식회사 전압 레벨 차이로 인한 누설 전류를 효과적으로 차단할 수있는 전압 레벨 변환 장치를 구비한 온-칩 시스템
JP4443067B2 (ja) * 2001-04-26 2010-03-31 富士通マイクロエレクトロニクス株式会社 プロセッサおよびそのリセット制御方法
US6909659B2 (en) * 2001-08-30 2005-06-21 Micron Technology, Inc. Zero power chip standby mode
JP3563721B2 (ja) * 2001-09-21 2004-09-08 株式会社東芝 情報処理装置および同装置で使用される時計表示制御方法
US6836420B1 (en) * 2002-03-04 2004-12-28 Synplicity, Inc. Method and apparatus for resetable memory and design approach for same
US7376851B2 (en) * 2002-10-31 2008-05-20 Lg Electronics Inc. Apparatus and method for managing power in computer system
US7234071B2 (en) * 2002-11-29 2007-06-19 Sigmatel, Inc. On-chip realtime clock module has input buffer receiving operational and timing parameters and output buffer retrieving the parameters
US6791428B2 (en) * 2002-12-30 2004-09-14 Intel Corporation Duty cycle tuner for low power real time clock oscillator
JP4038134B2 (ja) * 2003-02-05 2008-01-23 インターナショナル・ビジネス・マシーンズ・コーポレーション 電源制御装置及び情報処理装置
US7206954B2 (en) * 2003-02-10 2007-04-17 Broadcom Corporation Reduced power consumption for embedded processor
US7343504B2 (en) * 2004-06-30 2008-03-11 Silicon Labs Cp, Inc. Micro controller unit (MCU) with RTC
JP4393954B2 (ja) * 2004-09-09 2010-01-06 Ｏｋｉセミコンダクタ株式会社 マイクロコンピュータ
US7458040B1 (en) * 2005-09-01 2008-11-25 Synopsys, Inc. Resettable memory apparatuses and design
TWI268514B (en) * 2005-09-09 2006-12-11 Ali Corp Operation oriented power saving device for embedded memory capable of saving power consumption by selectively activating the embedded memory
US7568177B1 (en) * 2005-10-31 2009-07-28 Cadence Design Systems, Inc. System and method for power gating of an integrated circuit
US7668588B2 (en) 2006-03-03 2010-02-23 PhysioWave, Inc. Dual-mode physiologic monitoring systems and methods
US8200320B2 (en) * 2006-03-03 2012-06-12 PhysioWave, Inc. Integrated physiologic monitoring systems and methods
US20070208232A1 (en) * 2006-03-03 2007-09-06 Physiowave Inc. Physiologic monitoring initialization systems and methods
US7535287B2 (en) * 2006-06-05 2009-05-19 Sigmatel, Inc. Semiconductor device and system and method of crystal sharing
JP5152197B2 (ja) * 2007-12-19 2013-02-27 富士通株式会社 電源制御方法及び装置
US20090259864A1 (en) * 2008-04-10 2009-10-15 Nvidia Corporation System and method for input/output control during power down mode
US8793091B2 (en) * 2008-04-10 2014-07-29 Nvidia Corporation System and method for integrated circuit calibration
US8743128B2 (en) * 2009-09-01 2014-06-03 Blackberry Limited Mobile wireless communications device with reset functions and related methods
GB201000021D0 (en) * 2010-01-04 2010-02-17 Plastic Logic Ltd Electronic document reading devices
US8495422B2 (en) * 2010-02-12 2013-07-23 Research In Motion Limited Method and system for resetting a subsystem of a communication device
US8756442B2 (en) 2010-12-16 2014-06-17 Advanced Micro Devices, Inc. System for processor power limit management
US9367107B2 (en) * 2011-10-19 2016-06-14 Psion Inc. Method and system for controlling reset state change in a system-on-a-chip device
WO2013076530A1 (en) * 2011-11-23 2013-05-30 Freescale Semiconductor, Inc. Microprocessor device, and method of managing reset events therefor
US9360918B2 (en) 2012-12-21 2016-06-07 Advanced Micro Devices, Inc. Power control for multi-core data processor
US9223383B2 (en) 2012-12-21 2015-12-29 Advanced Micro Devices, Inc. Guardband reduction for multi-core data processor
US9223365B2 (en) 2013-03-16 2015-12-29 Intel Corporation Method and apparatus for controlled reset sequences without parallel fuses and PLL'S
JP6163073B2 (ja) * 2013-09-26 2017-07-12 キヤノン株式会社 画像処理装置とその制御方法、及びプログラム
US9959042B2 (en) 2015-08-20 2018-05-01 Apple Inc. Robust mechanism for adaptive power conservation in solid-state devices
CN109857234B (zh) * 2018-12-28 2021-10-19 曙光信息产业(北京)有限公司 刀片服务器的实时时钟的在线复位装置
JP7151539B2 (ja) * 2019-02-21 2022-10-12 セイコーエプソン株式会社 リアルタイムクロックモジュール、電子機器、及び移動体
EP4064001B1 (en) * 2021-03-25 2025-04-30 STMicroelectronics Application GmbH Processing system, related integrated circuit, device and method
CN118585051A (zh) * 2023-03-01 2024-09-03 华为技术有限公司 一种电子设备以及相关复位恢复方法

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6145354A (ja) * 1984-08-10 1986-03-05 Nec Corp マイクロプロセツサ
US4675538A (en) * 1986-06-02 1987-06-23 Epstein Barry M General purpose uninterruptible power supply
EP0409830A1 (en) * 1988-04-14 1991-01-30 Robert Bosch Gmbh Microcomputer with reset signal distinguishing means
DE3886529T2 (de) * 1988-08-27 1994-06-30 Ibm Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung.
CA2027799A1 (en) * 1989-11-03 1991-05-04 David A. Miller Method and apparatus for independently resetting processors and cache controllers in multiple processor systems
JPH03166615A (ja) * 1989-11-27 1991-07-18 Nec Corp 初期化要因分析回路
US5056712A (en) * 1989-12-06 1991-10-15 Enck Harry J Water heater controller
JPH04143819A (ja) * 1989-12-15 1992-05-18 Hitachi Ltd 消費電力制御方法、半導体集積回路装置およびマイクロプロセツサ
US5239652A (en) * 1991-02-04 1993-08-24 Apple Computer, Inc. Arrangement for reducing computer power consumption by turning off the microprocessor when inactive
JP2594181B2 (ja) * 1991-02-04 1997-03-26 シャープ株式会社 携帯用電子機器
US5333295A (en) * 1991-04-11 1994-07-26 Dallas Semiconductor Corp. Memory control system
US5390350A (en) * 1991-04-22 1995-02-14 Western Digital Corporation Integrated circuit chip core logic system controller with power saving features for a microcomputer system
US5138198A (en) * 1991-05-03 1992-08-11 Lattice Semiconductor Corporation Integrated programmable logic device with control circuit to power down unused sense amplifiers
JPH04360313A (ja) * 1991-06-06 1992-12-14 Mitsubishi Electric Corp 半導体集積回路装置
JP2654275B2 (ja) * 1991-08-02 1997-09-17 日本電気アイシーマイコンシステム株式会社 双方向バッファ
GB2261753B (en) * 1991-11-19 1995-07-12 Intel Corp Multi-mode microprocessor with electrical pin for selective re-initialization of processor state
US5347519A (en) * 1991-12-03 1994-09-13 Crosspoint Solutions Inc. Preprogramming testing in a field programmable gate array
GB2264794B (en) * 1992-03-06 1995-09-20 Intel Corp Method and apparatus for automatic power management in a high integration floppy disk controller
US5392437A (en) * 1992-11-06 1995-02-21 Intel Corporation Method and apparatus for independently stopping and restarting functional units
US5542077A (en) * 1993-09-10 1996-07-30 Compaq Computer Corporation Personal computer with CMOS memory not having a separate battery
JPH07170166A (ja) * 1993-12-13 1995-07-04 Hitachi Ltd 半導体装置
US5504909A (en) * 1994-01-21 1996-04-02 Electronics Products Company Power management apparatus collocated on the same integrated circuit as the functional unit that it manages
US5640573A (en) * 1994-02-02 1997-06-17 Advanced Micro Devices, Inc. Power management message bus for integrated processor
US5450027A (en) * 1994-04-08 1995-09-12 At&T Corp. Low-power-dissipation CMOS circuits
US5627413A (en) * 1995-04-17 1997-05-06 Intel Corporation Voltage regulator disable circuit
US5860106A (en) * 1995-07-13 1999-01-12 Intel Corporation Method and apparatus for dynamically adjusting power/performance characteristics of a memory subsystem
US5561384A (en) * 1995-11-08 1996-10-01 Advanced Micro Devices, Inc. Input/output driver circuit for isolating with minimal power consumption a peripheral component from a core section

Also Published As

Publication number Publication date
JP2000500258A (ja) 2000-01-11
EP0859975B1 (en) 1999-11-10
EP0859975A1 (en) 1998-08-26
JP3894573B2 (ja) 2007-03-22
DE69605127D1 (de) 1999-12-16
US5860125A (en) 1999-01-12
WO1997017647A1 (en) 1997-05-15
US6067627A (en) 2000-05-23

Similar Documents

Publication Publication Date Title
DE69605127T2 (de) Kernteil mit asynchroner teilweisen rücksetzung
DE69616369T2 (de) Eingangs-/ausgangstreiberschaltung zur isolierung einer umkreisenden komponente von einem kernabschnitt mit minimalem leistungsverbrauch
DE69604301T2 (de) Ein/ausgabeteil einer halbleiterschaltung mit separater abschaltmöglichkeit
DE3783631T2 (de) Pseudo-statisches speicheruntersystem.
DE4238636C2 (de) Vorrichtung zur Reduzierung des Leistungsverbrauchs während des Selbstauffrischbetriebes in einer Halbleiterspeichereinrichtung
DE112005001801B4 (de) Verfahren und Vorrichtung zum dynamischen DLL-Herunterfahren und Speicher-Selbstauffrischen
DE102004012487B4 (de) Strom sparende Steuerschaltung einer elektronischen Vorrichtung und Betriebsverfahren davon
DE19615413C2 (de) Integrierte Halbleiterschaltung mit Standby-Betrieb für Spannungsversorgung
DE112012001358B4 (de) Verwalten von Energieverbrauch in einem Mehrfachkernprozessor
DE69525554T2 (de) Spannungsversorgungen für flash-speicher
DE10354535B4 (de) Chipintegrierte Abschlussschaltung, zugehörige Speicheranordnung und zugehöriges Abschlussverfahren
DE10196673B4 (de) Stromsparende Spannungsversorgungsvorrichtungen für ein Speicherbauelement und Verfahren hierzu
DE102008064368B4 (de) Wenigstens teilweise auf einem Leistungszustand eines integrierten Schaltkreises basierende Versorgungsspannungssteuerung
DE102010013228B4 (de) Verfahren und System, um die Operationen eines registrierten Speichermoduls zu verbessern
DE3779688T2 (de) Taktschaltung fuer datenprozessor.
DE10318814B4 (de) Speicherbauelement und dessen Verwendung
DE102004039178B4 (de) Speichersteuerschaltung, Smartcard und Lesesteuerverfahren
DE19812270B4 (de) Signalleitungstreiber und diesen verwendendes Halbleiterspeicherbauelement
DE60129423T2 (de) Verfahren und vorrichtung zur steuerung von prozessorenergie und prozessorleistung für einzelphasenregelkreisprozessorsysteme
DE102011014587A1 (de) Schneller Austritt aus Selbstauffrischungszustand eines Speichergeräts
DE69228233T2 (de) Wahlfreie Auffrischung
DE102005037635B4 (de) Hardwaresteuerung für den Wechsel des Betriebsmodus eines Speichers
EP1612648B1 (de) Konfiguration von Bauelementen bei einem Übergang von einem Niedrigleistungs-Betriebsmodus in einen Normalleistungs-Betriebsmodus
DE10307244A1 (de) Automatische Vorladesteuerungsschaltung und zugehöriges Vorladesteuerungsverfahren
DE102004059326B4 (de) Leistungsversorgungsbauelement, insbesondere für einen Halbleiterspeicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: GLOBALFOUNDRIES, INC., GARAND CAYMAN, KY