DE69322487D1 - Verfahren zur herstellung einer nichtflüchtigen halbleiterspeicheranordnung - Google Patents
Verfahren zur herstellung einer nichtflüchtigen halbleiterspeicheranordnungInfo
- Publication number
- DE69322487D1 DE69322487D1 DE69322487T DE69322487T DE69322487D1 DE 69322487 D1 DE69322487 D1 DE 69322487D1 DE 69322487 T DE69322487 T DE 69322487T DE 69322487 T DE69322487 T DE 69322487T DE 69322487 D1 DE69322487 D1 DE 69322487D1
- Authority
- DE
- Germany
- Prior art keywords
- producing
- semiconductor memory
- volatile semiconductor
- memory arrangement
- arrangement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP04161637A JP3132899B2 (ja) | 1992-05-29 | 1992-05-29 | 半導体装置の製造方法 |
JP21964392A JPH0653519A (ja) | 1992-07-28 | 1992-07-28 | 半導体不揮発性メモリおよびその製造方法 |
JP09059693A JP3311810B2 (ja) | 1993-03-26 | 1993-03-26 | 半導体不揮発性記憶装置の製造方法 |
PCT/JP1993/000722 WO1993024959A1 (en) | 1992-05-29 | 1993-05-28 | Semiconductor nonvolatile storage device, semiconductor device, and its manufacture method |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69322487D1 true DE69322487D1 (de) | 1999-01-21 |
DE69322487T2 DE69322487T2 (de) | 1999-06-10 |
Family
ID=27306487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69322487T Expired - Fee Related DE69322487T2 (de) | 1992-05-29 | 1993-05-28 | Verfahren zur herstellung einer nichtflüchtigen halbleiterspeicheranordnung |
Country Status (4)
Country | Link |
---|---|
US (1) | US5496753A (de) |
EP (1) | EP0597124B1 (de) |
DE (1) | DE69322487T2 (de) |
WO (1) | WO1993024959A1 (de) |
Families Citing this family (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0136528B1 (ko) * | 1994-07-30 | 1998-09-15 | 문정환 | 불휘발성 반도체 메모리장치의 제조방법 |
US5838041A (en) * | 1995-10-02 | 1998-11-17 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device having memory cell transistor provided with offset region acting as a charge carrier injecting region |
JP3399186B2 (ja) * | 1995-10-13 | 2003-04-21 | ソニー株式会社 | 不揮発性半導体記憶装置の製造方法 |
DE69630864T2 (de) * | 1996-01-31 | 2004-11-04 | Sgs-Thomson Microelectronics S.R.L., Agrate Brianza | Verfahren zur Herstellung nichtflüchtiger Speicheranordnungen mit Tunneloxid |
DE19631146A1 (de) * | 1996-08-01 | 1998-02-05 | Siemens Ag | Nichtflüchtige Speicherzelle |
JP3093649B2 (ja) * | 1996-09-05 | 2000-10-03 | 九州日本電気株式会社 | 不揮発性半導体メモリ装置 |
EP0833393B1 (de) * | 1996-09-30 | 2011-12-14 | STMicroelectronics Srl | Nichtflüchtige Speicherzelle mit schwebendem Gate und mit niedriger Löschspannung und Verfahren zur Herstellung |
US6518617B1 (en) | 1996-12-31 | 2003-02-11 | Sony Corporation | Nonvolatile semiconductor memory device |
US6133605A (en) * | 1997-03-19 | 2000-10-17 | Citizen Watch Co., Ltd. | Semiconductor nonvolatile memory transistor and method of fabricating the same |
US5907775A (en) * | 1997-04-11 | 1999-05-25 | Vanguard International Semiconductor Corporation | Non-volatile memory device with high gate coupling ratio and manufacturing process therefor |
US5966603A (en) * | 1997-06-11 | 1999-10-12 | Saifun Semiconductors Ltd. | NROM fabrication method with a periphery portion |
US6297096B1 (en) * | 1997-06-11 | 2001-10-02 | Saifun Semiconductors Ltd. | NROM fabrication method |
IL125604A (en) | 1997-07-30 | 2004-03-28 | Saifun Semiconductors Ltd | Non-volatile electrically erasable and programmble semiconductor memory cell utilizing asymmetrical charge |
US6768165B1 (en) | 1997-08-01 | 2004-07-27 | Saifun Semiconductors Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US5851881A (en) * | 1997-10-06 | 1998-12-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making monos flash memory for multi-level logic |
US6430077B1 (en) | 1997-12-12 | 2002-08-06 | Saifun Semiconductors Ltd. | Method for regulating read voltage level at the drain of a cell in a symmetric array |
US6633499B1 (en) | 1997-12-12 | 2003-10-14 | Saifun Semiconductors Ltd. | Method for reducing voltage drops in symmetric array architectures |
US6633496B2 (en) | 1997-12-12 | 2003-10-14 | Saifun Semiconductors Ltd. | Symmetric architecture for memory cells having widely spread metal bit lines |
US6064102A (en) * | 1997-12-17 | 2000-05-16 | Advanced Micro Devices, Inc. | Semiconductor device having gate electrodes with different gate insulators and fabrication thereof |
US6215148B1 (en) | 1998-05-20 | 2001-04-10 | Saifun Semiconductors Ltd. | NROM cell with improved programming, erasing and cycling |
US6348711B1 (en) | 1998-05-20 | 2002-02-19 | Saifun Semiconductors Ltd. | NROM cell with self-aligned programming and erasure areas |
US6046086A (en) * | 1998-06-19 | 2000-04-04 | Taiwan Semiconductor Manufacturing Company | Method to improve the capacity of data retention and increase the coupling ratio of source to floating gate in split-gate flash |
US6166958A (en) * | 1998-07-09 | 2000-12-26 | Kabushiki Kaisha Toshiba | Semiconductor memory device, method for manufacturing the same, and method for controlling the same |
US6177318B1 (en) * | 1999-10-18 | 2001-01-23 | Halo Lsi Design & Device Technology, Inc. | Integration method for sidewall split gate monos transistor |
US6319775B1 (en) * | 1999-10-25 | 2001-11-20 | Advanced Micro Devices, Inc. | Nitridation process for fabricating an ONO floating-gate electrode in a two-bit EEPROM device |
US6207502B1 (en) * | 1999-10-25 | 2001-03-27 | Advanced Micro Devices, Inc. | Method of using source/drain nitride for periphery field oxide and bit-line oxide |
US6429063B1 (en) | 1999-10-26 | 2002-08-06 | Saifun Semiconductors Ltd. | NROM cell with generally decoupled primary and secondary injection |
TW452973B (en) * | 2000-04-18 | 2001-09-01 | Taiwan Semiconductor Mfg | Method for manufacturing floating gate of split-gate flash memory |
US6396741B1 (en) * | 2000-05-04 | 2002-05-28 | Saifun Semiconductors Ltd. | Programming of nonvolatile memory cells |
US6490204B2 (en) | 2000-05-04 | 2002-12-03 | Saifun Semiconductors Ltd. | Programming and erasing methods for a reference cell of an NROM array |
US6928001B2 (en) | 2000-12-07 | 2005-08-09 | Saifun Semiconductors Ltd. | Programming and erasing methods for a non-volatile memory cell |
JP4078014B2 (ja) * | 2000-05-26 | 2008-04-23 | 株式会社ルネサステクノロジ | 不揮発性半導体記憶装置及びその製造方法 |
JP4346228B2 (ja) * | 2000-09-21 | 2009-10-21 | 株式会社東芝 | 不揮発性半導体記憶装置及びその製造方法 |
US6614692B2 (en) * | 2001-01-18 | 2003-09-02 | Saifun Semiconductors Ltd. | EEPROM array and method for operation thereof |
US6677805B2 (en) | 2001-04-05 | 2004-01-13 | Saifun Semiconductors Ltd. | Charge pump stage with body effect minimization |
US6584017B2 (en) | 2001-04-05 | 2003-06-24 | Saifun Semiconductors Ltd. | Method for programming a reference cell |
US6636440B2 (en) | 2001-04-25 | 2003-10-21 | Saifun Semiconductors Ltd. | Method for operation of an EEPROM array, including refresh thereof |
KR100395755B1 (ko) | 2001-06-28 | 2003-08-21 | 삼성전자주식회사 | 비휘발성 메모리 소자 및 그 제조방법 |
US7098107B2 (en) * | 2001-11-19 | 2006-08-29 | Saifun Semiconductor Ltd. | Protective layer in memory device and method therefor |
US6583007B1 (en) | 2001-12-20 | 2003-06-24 | Saifun Semiconductors Ltd. | Reducing secondary injection effects |
US6700818B2 (en) * | 2002-01-31 | 2004-03-02 | Saifun Semiconductors Ltd. | Method for operating a memory device |
DE10205079B4 (de) * | 2002-02-07 | 2008-01-03 | Infineon Technologies Ag | Verfahren zur Herstellung einer Speicherzelle |
US6917544B2 (en) * | 2002-07-10 | 2005-07-12 | Saifun Semiconductors Ltd. | Multiple use memory chip |
US6826107B2 (en) * | 2002-08-01 | 2004-11-30 | Saifun Semiconductors Ltd. | High voltage insertion in flash memory cards |
US7136304B2 (en) | 2002-10-29 | 2006-11-14 | Saifun Semiconductor Ltd | Method, system and circuit for programming a non-volatile memory array |
US7178004B2 (en) | 2003-01-31 | 2007-02-13 | Yan Polansky | Memory array programming circuit and a method for using the circuit |
US7142464B2 (en) * | 2003-04-29 | 2006-11-28 | Saifun Semiconductors Ltd. | Apparatus and methods for multi-level sensing in a memory array |
WO2005089165A2 (en) * | 2004-03-10 | 2005-09-29 | Nanosys, Inc. | Nano-enabled memory devices and anisotropic charge carrying arrays |
US7095655B2 (en) * | 2004-08-12 | 2006-08-22 | Saifun Semiconductors Ltd. | Dynamic matching of signal path and reference path for sensing |
US20060068551A1 (en) * | 2004-09-27 | 2006-03-30 | Saifun Semiconductors, Ltd. | Method for embedding NROM |
US7638850B2 (en) * | 2004-10-14 | 2009-12-29 | Saifun Semiconductors Ltd. | Non-volatile memory structure and method of fabrication |
US20060146624A1 (en) * | 2004-12-02 | 2006-07-06 | Saifun Semiconductors, Ltd. | Current folding sense amplifier |
JP2006196758A (ja) * | 2005-01-14 | 2006-07-27 | Renesas Technology Corp | 半導体装置 |
CN1838328A (zh) * | 2005-01-19 | 2006-09-27 | 赛芬半导体有限公司 | 擦除存储器阵列上存储单元的方法 |
US8053812B2 (en) | 2005-03-17 | 2011-11-08 | Spansion Israel Ltd | Contact in planar NROM technology |
US20070141788A1 (en) * | 2005-05-25 | 2007-06-21 | Ilan Bloom | Method for embedding non-volatile memory with logic circuitry |
US7786512B2 (en) | 2005-07-18 | 2010-08-31 | Saifun Semiconductors Ltd. | Dense non-volatile memory array and method of fabrication |
US7668017B2 (en) | 2005-08-17 | 2010-02-23 | Saifun Semiconductors Ltd. | Method of erasing non-volatile memory cells |
US20070096199A1 (en) * | 2005-09-08 | 2007-05-03 | Eli Lusky | Method of manufacturing symmetric arrays |
US20070087503A1 (en) * | 2005-10-17 | 2007-04-19 | Saifun Semiconductors, Ltd. | Improving NROM device characteristics using adjusted gate work function |
US7352627B2 (en) * | 2006-01-03 | 2008-04-01 | Saifon Semiconductors Ltd. | Method, system, and circuit for operating a non-volatile memory array |
US7808818B2 (en) | 2006-01-12 | 2010-10-05 | Saifun Semiconductors Ltd. | Secondary injection for NROM |
US20070173017A1 (en) * | 2006-01-20 | 2007-07-26 | Saifun Semiconductors, Ltd. | Advanced non-volatile memory array and method of fabrication thereof |
US7760554B2 (en) | 2006-02-21 | 2010-07-20 | Saifun Semiconductors Ltd. | NROM non-volatile memory and mode of operation |
US8253452B2 (en) * | 2006-02-21 | 2012-08-28 | Spansion Israel Ltd | Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same |
US7692961B2 (en) | 2006-02-21 | 2010-04-06 | Saifun Semiconductors Ltd. | Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection |
US7701779B2 (en) | 2006-04-27 | 2010-04-20 | Sajfun Semiconductors Ltd. | Method for programming a reference cell |
KR100786707B1 (ko) * | 2006-12-21 | 2007-12-18 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 이의 제조 방법 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3590272A (en) * | 1968-09-25 | 1971-06-29 | Westinghouse Electric Corp | Mis solid-state memory elements unitizing stable and reproducible charges in an insulating layer |
JPS4840668A (de) * | 1971-09-28 | 1973-06-14 | ||
JPS5910074B2 (ja) * | 1975-08-15 | 1984-03-06 | 株式会社日立製作所 | 半導体不揮発性記憶装置 |
DE2967704D1 (de) * | 1978-06-14 | 1991-06-13 | Fujitsu Ltd | Verfahren zur herstellung einer halbleiteranordnung mit einer isolierschicht. |
JPS5530846A (en) * | 1978-08-28 | 1980-03-04 | Hitachi Ltd | Method for manufacturing fixed memory |
JPS57170572A (en) * | 1981-04-14 | 1982-10-20 | Mitsubishi Electric Corp | Semiconductor memory |
JPS60210878A (ja) * | 1984-04-04 | 1985-10-23 | Hitachi Ltd | 半導体装置の製造方法 |
JPS6474761A (en) * | 1987-09-17 | 1989-03-20 | Matsushita Electronics Corp | Nonvolatile storage element |
JP2650925B2 (ja) * | 1987-11-02 | 1997-09-10 | 株式会社日立製作所 | 半導体集積回路装置の製造方法 |
US4964143A (en) * | 1988-03-02 | 1990-10-16 | Advanced Micro Devices, Inc. | EPROM element employing self-aligning process |
US5120672A (en) * | 1989-02-22 | 1992-06-09 | Texas Instruments Incorporated | Fabricating a single level merged EEPROM cell having an ONO memory stack substantially spaced from the source region |
JPH03190230A (ja) * | 1989-12-20 | 1991-08-20 | Fujitsu Ltd | 半導体装置およびその製造方法 |
US5254489A (en) * | 1990-10-18 | 1993-10-19 | Nec Corporation | Method of manufacturing semiconductor device by forming first and second oxide films by use of nitridation |
JPH04154162A (ja) * | 1990-10-18 | 1992-05-27 | Nec Corp | Mos型半導体装置の製造方法 |
JP2666596B2 (ja) * | 1991-04-15 | 1997-10-22 | 株式会社デンソー | 酸化膜中のトラップ密度低減方法、及び半導体装置の製造方法 |
-
1993
- 1993-05-28 DE DE69322487T patent/DE69322487T2/de not_active Expired - Fee Related
- 1993-05-28 EP EP93910414A patent/EP0597124B1/de not_active Expired - Lifetime
- 1993-05-28 US US08/182,003 patent/US5496753A/en not_active Expired - Lifetime
- 1993-05-28 WO PCT/JP1993/000722 patent/WO1993024959A1/ja active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
EP0597124A1 (de) | 1994-05-18 |
WO1993024959A1 (en) | 1993-12-09 |
EP0597124B1 (de) | 1998-12-09 |
US5496753A (en) | 1996-03-05 |
DE69322487T2 (de) | 1999-06-10 |
EP0597124A4 (de) | 1995-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69322487D1 (de) | Verfahren zur herstellung einer nichtflüchtigen halbleiterspeicheranordnung | |
DE69730940D1 (de) | Verfahren zur herstellung einer halbleiteranordnung | |
DE69636338D1 (de) | Verfahren zur herstellung einer halbleitervorrichtung | |
DE68915508D1 (de) | Verfahren zur Herstellung einer nicht-flüchtigen Speicheranordnung. | |
DE59607727D1 (de) | Verfahren zur herstellung einer festwertspeicherzellenanordnung | |
DE69836401D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
DE3576245D1 (de) | Verfahren zur herstellung eines nichtfluechtigen halbleiter-eeprom-elementes. | |
DE69218048D1 (de) | Verfahren zur Herstellung einer nichtflüchtigen Speicherzelle und dadurch hergestellte Speicherzelle | |
DE69434695D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
DE69229661D1 (de) | Verfahren zur Herstellung einer Anschlusstruktur für eine Halbleiteranordnung | |
DE69736895D1 (de) | Verfahren zur herstellung eines halbleiterspeichers | |
DE68907507D1 (de) | Verfahren zur herstellung einer halbleitervorrichtung. | |
DE69320522T2 (de) | Verfahren zur Herstellung einer nichtflüchtigen grabenförmigen Speicheranordnung | |
DE69511320T2 (de) | Verfahren zur Herstellung einer nichtflüchtigen Halbleiterspeichervorrichtung | |
ATE205201T1 (de) | Verfahren zur herstellung einer benzimidazolverbindung | |
DE69123557D1 (de) | Halbleiteranordnung und ein verfahren zur herstellung einer solchen halbleiteranordnung | |
DE69410137T2 (de) | Verfahren zur Herstellung einer chalkopyrit-Halbleiterschicht | |
DE69637352D1 (de) | Verfahren zur Herstellung einer vertikalen nichtflüchtigen Speicherzelle | |
DE69322928T2 (de) | Verfahren zur Herstellung eines nicht-flüchtigen Halbleiter-Speicherbauteils | |
DE69722661D1 (de) | Verfahren zur herstellung einer halbleitervorrichtung | |
DE59408695D1 (de) | Verfahren zur herstellung einer austragvorrichtung | |
DE69719403T2 (de) | Verfahren zur Herstellung einer Verbindungshalbleiterschicht | |
DE69330671T2 (de) | Verfahren zur herstellung einer substanz zur senkung des cholesterinspiegels | |
DE59309045D1 (de) | Verfahren zur herstellung einer halbleiterstruktur | |
DE69331602D1 (de) | Verfahren zur Herstellung einer hochintegrierten nichtflüchtigen Halbleiter-Speicheranordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |