WO1993024959A1 - Semiconductor nonvolatile storage device, semiconductor device, and its manufacture method - Google Patents
Semiconductor nonvolatile storage device, semiconductor device, and its manufacture method Download PDFInfo
- Publication number
- WO1993024959A1 WO1993024959A1 PCT/JP1993/000722 JP9300722W WO9324959A1 WO 1993024959 A1 WO1993024959 A1 WO 1993024959A1 JP 9300722 W JP9300722 W JP 9300722W WO 9324959 A1 WO9324959 A1 WO 9324959A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- oxide film
- film
- memory
- forming
- silicon substrate
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 145
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 57
- 238000000034 method Methods 0.000 title claims abstract description 47
- 238000003860 storage Methods 0.000 title claims abstract description 42
- 230000015654 memory Effects 0.000 claims abstract description 293
- 239000000758 substrate Substances 0.000 claims abstract description 98
- 150000004767 nitrides Chemical class 0.000 claims abstract description 64
- LPQOADBMXVRBNX-UHFFFAOYSA-N ac1ldcw0 Chemical group Cl.C1CN(C)CCN1C1=C(F)C=C2C(=O)C(C(O)=O)=CN3CCSC1=C32 LPQOADBMXVRBNX-UHFFFAOYSA-N 0.000 claims abstract description 28
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 78
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 77
- 229910052710 silicon Inorganic materials 0.000 claims description 66
- 239000010703 silicon Substances 0.000 claims description 66
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 65
- 230000002093 peripheral effect Effects 0.000 claims description 42
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 41
- 239000000463 material Substances 0.000 claims description 34
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 28
- 238000005121 nitriding Methods 0.000 claims description 18
- 230000001590 oxidative effect Effects 0.000 claims description 17
- 230000015572 biosynthetic process Effects 0.000 claims description 14
- 230000000903 blocking effect Effects 0.000 claims description 12
- 238000001259 photo etching Methods 0.000 claims description 8
- 239000007772 electrode material Substances 0.000 claims description 6
- 239000012535 impurity Substances 0.000 claims description 5
- 238000010030 laminating Methods 0.000 claims description 2
- 238000005530 etching Methods 0.000 description 22
- 239000011347 resin Substances 0.000 description 15
- 229920005989 resin Polymers 0.000 description 15
- 229910021529 ammonia Inorganic materials 0.000 description 13
- 238000005229 chemical vapour deposition Methods 0.000 description 10
- 230000008569 process Effects 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 239000007789 gas Substances 0.000 description 9
- 230000003647 oxidation Effects 0.000 description 9
- 238000007254 oxidation reaction Methods 0.000 description 9
- 239000001257 hydrogen Substances 0.000 description 8
- 229910052739 hydrogen Inorganic materials 0.000 description 8
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 4
- 229910018503 SF6 Inorganic materials 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 description 4
- 229960000909 sulfur hexafluoride Drugs 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 238000000354 decomposition reaction Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000010494 dissociation reaction Methods 0.000 description 3
- 230000005593 dissociations Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 239000012495 reaction gas Substances 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 239000000872 buffer Substances 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 239000001307 helium Substances 0.000 description 2
- 229910052734 helium Inorganic materials 0.000 description 2
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- UNRFQJSWBQGLDR-UHFFFAOYSA-N methane trihydrofluoride Chemical compound C.F.F.F UNRFQJSWBQGLDR-UHFFFAOYSA-N 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 239000004063 acid-resistant material Substances 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- BUMGIEFFCMBQDG-UHFFFAOYSA-N dichlorosilicon Chemical compound Cl[Si]Cl BUMGIEFFCMBQDG-UHFFFAOYSA-N 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 239000010410 layer Substances 0.000 description 1
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- -1 silicon ions Chemical class 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000005979 thermal decomposition reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
Definitions
- the present invention relates to a semiconductor non-volatile memory element (non-volatile memory), a semiconductor device having the same, and a method of manufacturing the same, and more particularly to a semiconductor non-volatile memory element having a MON ⁇ S or MN ⁇ S structure and a semiconductor device having the same. And a method for manufacturing the same, and a configuration of a semiconductor nonvolatile memory element including a storage element region and a field region, and a method for manufacturing the same.
- EEPROMs electrically rewritable semiconductor non-volatile storage elements
- MONOS memory is a non-volatile memory element with a cross-sectional structure similar to a metal-oxide-nitride-oxide-semiconductor.
- MNOS memory is a semiconductor non-volatile memory element having a cross-sectional structure of metal-nitride-oxide-semiconductor.
- MONOS memory is a non-volatile memory element that achieves thinning while improving reliability by thermally oxidizing the memory nitride film of the conventional MONOS memory and forming an oxide film on the memory nitride film.
- the oxide film above the memory nitride film is called “top oxide film”, while the oxide film below the memory nitride film is called “tunnel oxide film”.
- This M ⁇ N ⁇ S memory is, for example, as shown in FIG. It comprises a plate 1, a tunnel oxide film 3, a memory nitride film 5, a top oxide film 7, and a memory gate electrode film 9.
- the top oxide film 7, the memory nitride film 5, the tunnel oxide film 3, and the memory gate electrode film 9 have the same pattern size at least in the storage element region. Is formed.
- FIG. 2 is a cross-sectional view showing a configuration example of a conventional semiconductor device equipped with a MONOS memory.
- the vicinity of the gate of the MONOS memory in the storage element region and the MOS transistor constituting the peripheral circuit are shown in FIG. Only the vicinity of the gate is shown, and the illustration of the connection portion with the metal wiring is omitted.
- a tunnel oxide film 3 having the same pattern size, a memory nitride film 5, and a The oxide film 7 and the memory gate electrode film 9 are sequentially laminated.
- a gate oxide film 11 of a MOS transistor constituting a peripheral circuit is provided on the surface of the semiconductor substrate 1 other than the storage element region, and a gate electrode film of the MOS transistor is formed on the gate oxide film 11. 13 is set.
- the memory gate electrode film 9 and the gate electrode film 13 of the MS transistor can be formed in the same step, or can be formed in separate steps. In general, these memory gate electrode films 9 and the gate electrode films 13 of the MOS transistors are formed in the same process so as not to hinder the characteristics of MOS transistors in the peripheral circuit. It is.
- such a semiconductor nonvolatile memory element is usually manufactured as a semiconductor device integrated into one chip together with peripheral circuits.
- a semiconductor device there are cases where characteristics such as rewriting speed and data retention characteristics as a nonvolatile memory are emphasized, and cases where characteristics of peripheral circuits are emphasized.
- the characteristics of non-volatile memory are emphasized when general-purpose memories and peripheral circuits are almost entirely composed of digital circuits.
- the characteristics of peripheral circuits are emphasized when analog circuits are provided as peripheral circuits. Often.
- FIGS. 34 to 43 are schematic cross-sectional views showing the steps from the formation of the element isolation region to the step of forming the gate electrode, and the description of the steps before and after that will be omitted.
- the surface of a silicon substrate 1 which is a semiconductor substrate is thermally oxidized to form a sacrificial oxide film 2.
- the sacrificial oxide film 2 is selectively removed using the resist 4 to expose a part of the surface of the silicon substrate 1 in the storage element formation region 31.
- the exposed silicon substrate 1 is thermally oxidized to form a tunnel oxide film 3, as shown in FIG.
- a memory nitride film 5 is formed on the oxide film of the tunnel oxide film 3 and the sacrificial oxide film 2.
- the memory nitride film 5 is thermally oxidized. Then, a top oxide film 7 is formed.
- the top oxide film 7 and the memory nitride film 5 are selectively removed by using a resist 4.
- the resist 4 is removed as shown in FIG. 41, and the silicon substrate 1 is thermally oxidized to form a gate for a peripheral circuit.
- An oxide film (insulating film) 11 is formed.
- a gate electrode film material 15 made of polycrystalline silicon or the like is formed on these films.
- the conventional semiconductor non-volatile storage element (MONOS memory in this example) mounted on the semiconductor device has the same structure as the memory gate electrode film 9 in the element region, as can be seen from FIGS.
- the underlying films, that is, the top oxide film 7, the memory nitride film 5, and the tunnel oxide film 3 are formed by self-alignment despite having the same pattern size. Not necessarily.
- the memory gate electrode film 9 may be formed at a position slightly deviated from the underlying component film. In other words, if the position of the memory gate electrode film 9 is shifted, a part of the memory gate electrode film 9 will be formed on the gate insulating film 11 of the MOS transistor.
- the misaligned memory gate electrode film 9 and the region of the gate oxide film 11 of the MOS transistor become an offset gate, and the read operation of the M ⁇ N ⁇ ⁇ ⁇ S memory becomes uncertain. There was a problem that there is.
- a first object of the present invention is to solve this problem, and to provide a semiconductor nonvolatile memory element having a MONOS structure capable of reliably performing a read operation, and a method of manufacturing the same. is there.
- the conventional method of manufacturing a semiconductor device as described with reference to FIGS. 34 to 43 is a manufacturing method that emphasizes the transistor characteristics of peripheral circuits, and is different from a case where a non-volatile memory is not mounted. This is extremely excellent in that it can achieve the performance of the same peripheral circuit.
- the thermal nitridation process has a very large effect on the transistor characteristics of peripheral circuits. Therefore, when the peripheral circuit includes an analog circuit or the like, the characteristics as a nonvolatile memory cannot be improved by thermally nitriding the tunnel oxide film.
- a second object of the present invention is to solve the above-mentioned problems, to enable thermal nitridation of a tunnel oxide film without affecting transistor characteristics of peripheral circuits, and to improve characteristics as a nonvolatile memory. Accordingly, it is an object of the present invention to provide a method of manufacturing a semiconductor device which enables a high-speed erasing operation.
- FIG. 45 is a schematic cross-sectional view of the memory transistor in the channel width direction.
- the memory transistor constituting this semiconductor nonvolatile memory element is composed of a memory oxide film 24, a silicon nitride film 25, a top oxide film 26, and a memory gate electrode 27 formed sequentially on a semiconductor substrate 23.
- the manufacturing process of the semiconductor nonvolatile memory element will be described with reference to FIGS. 44 and 45.
- a field having a large film thickness is formed in a field region 21 around a storage element region 22 by using a selective oxidation method.
- An oxide film 28 is formed.
- a sacrificial oxide film 29 and a cut-off silicon nitride film 30 are formed on the entire surface, and a region where the memory gate electrode 27 is formed by the photo-etching technique, that is, in FIG.
- the film 30 and the sacrificial oxide film 29 are removed.
- the sacrificial oxide film 29 and the blocking silicon nitride film 30 remain in the region where the memory gate electrode 27 is not formed.
- a silicon dioxide film to be a memory oxide film 24 is formed on the entire surface, and the memory oxide film 24 is thermally nitrided in an atmosphere containing ammonia gas to form a nitrided oxide film.
- a silicon nitride film 25 and a top oxide film 26 are formed on the memory oxide film 24 as the nitrided oxide film, and a polycrystalline silicon film serving as a memory gate electrode 27 is formed.
- the polycrystalline silicon film, the top oxide film 26, the silicon nitride film 25, and the memory oxide film 24 are etched using a hot etching technique to form a memory gate electrode 27.
- a source region and a drain region of the second conductivity type are formed on the semiconductor substrate 23 in a region where the memory gate electrode 27 is aligned, thereby forming a semiconductor nonvolatile memory element.
- a memory oxide film 24 is formed, and in a step of thermally nitriding the memory oxide film 24 in an atmosphere containing ammonia, a field region is formed.
- Reference numeral 21 denotes a field oxide film 28 only.
- the threshold voltage of the parasitic MOS transistor due to the field oxide film 28 that separates the memory elements decreases due to the positive insulating film charge, and the memory element In some cases, a leakage current was generated between them, resulting in data failure.
- a third object of the present invention is to solve this problem by reducing the leakage current between memory elements due to a decrease in the threshold voltage of a parasitic MOS transistor in a field region, and performing stable reading in memory characteristics. It is an object of the present invention to provide a semiconductor nonvolatile memory element which can be manufactured and a method of manufacturing the same. Disclosure of the invention
- a tunnel oxide film, a memory nitride film, a top oxide film, and a memory gate electrode film are sequentially formed in a storage element region on a semiconductor substrate.
- the pattern size of the memory electrode film in the storage element region is smaller than that of the memory nitride film in the region.
- a memory gate electrode by selectively removing the gate electrode film material at least in the storage element region so as to have a pattern size smaller than a memory nitride film existing in the region;
- a second invention provides a method of manufacturing a semiconductor device having at least the following steps in order to achieve the second object described above when manufacturing a semiconductor device having a semiconductor nonvolatile memory element together with a peripheral circuit portion. I will provide a.
- a charge trapping film such as a silicon nitride film or a polycrystalline silicon film on the thermally nitrided tunnel oxide film; (7) removing the shielding silicon nitride film at any stage after forming the charge trapping film,
- a step of selectively removing the oxide film on the surface of the memory nitride film may be provided between the step (10) and the step (11).
- the tunnel oxide film When the tunnel oxide film is thermally nitrided in an atmosphere containing ammonia gas, the surface of the oxide film is nitrided, and at the same time, nitrogen-hydrogen bonds separated from the ammonia reach the silicon substrate surface through the oxide film.
- the characteristics of the peripheral circuits are affected because the nitride is formed there and causes rapid diffusion.
- the peripheral circuit portion is covered with a silicon nitride film for shielding before the step of thermal nitriding, and the silicon nitride film for shielding prevents penetration of nitrogen-hydrogen bonds.
- the silicon nitride film for shielding is removed, thereby eliminating the change in the characteristics of the peripheral circuit due to the thermal nitridation process.
- the tunnel oxide film can be thermally nitrided without affecting the transistor characteristics of the peripheral circuit. Therefore, even in a semiconductor device including an analog circuit, a semiconductor nonvolatile memory having a high erasing speed can be mounted.
- a storage element region in which a memory oxide film, a silicon nitride film, a top oxide film, and a memory gate electrode are sequentially stacked on a semiconductor substrate to achieve the third object.
- the present invention provides a semiconductor non-volatile memory element comprising a field region in which a field oxide film and a memory gate electrode are formed on the semiconductor substrate.
- the present invention also provides a method for manufacturing a semiconductor nonvolatile memory element having the following steps for manufacturing the semiconductor nonvolatile memory element.
- the field region is formed on the field oxide film by silicon.
- a nitride film is present.
- This silicon nitride film prevents the diffusion of the hydrogen generated by the decomposition of the reactant gases ammonia and ammonia into the field oxide film. Therefore, dissociation of the oxide film by hydrogen is suppressed, and the positive insulating film charge does not increase.
- FIG. 1 is a schematic sectional view of a semiconductor device having a MONOS memory according to an embodiment of the first invention.
- FIG. 2 is a schematic cross-sectional view of a semiconductor device equipped with a conventional M ⁇ N ⁇ S memory.
- 3 to 10 are schematic cross-sectional views showing each stage of the manufacturing process of the semiconductor device equipped with the MONOS memory shown in FIG.
- FIGS. 11 to 21 are schematic cross-sectional views showing respective steps of a manufacturing process of a semiconductor device equipped with a MONOS memory according to the first embodiment of the second invention.
- FIGS. 22 to 26 are schematic cross-sectional views respectively showing only steps different from those of the first embodiment in the manufacturing process of the semiconductor device equipped with the MN ⁇ S memory according to the second embodiment of the second invention.
- FIG. 22 to 26 are schematic cross-sectional views respectively showing only steps different from those of the first embodiment in the manufacturing process of the semiconductor device equipped with the MN ⁇ S memory according to the second embodiment of the second invention.
- FIGS. 27 to 33 are schematic views respectively showing only steps different from those of the first and second embodiments in the manufacturing process of the semiconductor device equipped with the floating gate memory according to the third embodiment of the second invention.
- FIG. FIGS. 34 to 43 are schematic cross-sectional views showing each stage of a manufacturing process of a semiconductor device equipped with a conventional MONOS memory.
- FIGS. 44 and 45 are schematic cross-sectional views for explaining a structural example and a manufacturing method of a conventional semiconductor nonvolatile memory element.
- FIGS. 46 to 48 are schematic cross-sectional views for explaining a structural example and a manufacturing method of a semiconductor nonvolatile memory element according to an embodiment of the third invention.
- FIG. 1 is a schematic cross-sectional view showing a configuration of a semiconductor nonvolatile memory element according to an embodiment of the present invention, that is, a semiconductor device equipped with a MONOS memory.
- Fig. 1 shows the M ⁇ N ⁇ S
- the figure shows only the vicinity of the gate of the gate and the vicinity of the gate of the MOS transistor constituting the peripheral circuit, and the illustration of the connection with the metal wiring is omitted.
- This MONOS memory has a tunnel oxide film 3 and a memory nitride film 5 having the same pattern size sequentially laminated in a storage element region on a semiconductor substrate 1.
- a top oxide film 7 having a smaller pattern size than the tunnel oxide film 3 and the memory nitride film 5 and a memory gate electrode film 9 are further provided thereon.
- a gate oxide film 11 of an MS transistor forming a peripheral circuit is provided on the surface of the semiconductor substrate 1 other than the region where the tunnel oxide film 3 and the memory nitride film 5 are formed. Further, a gate electrode film 13 of MOS transistor is provided on the small gate oxide film 11.
- how small the top oxide film 7 and the memory gate electrode film 9 should be with respect to the pattern dimensions of the tunnel oxide film 3 and the memory nitride film 5 depends on the size of the memory gate electrode film 9. It depends on the alignment accuracy of the alignment device used when forming the resist pattern in the process.
- the size of the pattern dimension between the top oxide film 7 and the memory gate electrode film 9 is at least about 0.2 ⁇ m smaller than the tunnel oxide film 3 and the memory nitride film 5 thereunder. There is a need.
- each of these figures shows only the vicinity of the gate of the MONOS memory in the element region and the vicinity of the gate of the MS transistor forming the peripheral circuit in the same manner as in FIG. Connection parts and the like are not shown. Further, steps from the formation of the element isolation region to the formation of the gate electrode are shown.
- the semiconductor substrate 1 is thermally oxidized to form a tunnel oxide film 3 having a thickness of about 2 nm on the surface of the semiconductor substrate 1.
- a memory nitride film 5 made of a silicon nitride film having a thickness of about 10 nm is formed on the tunnel oxide film 3 using a chemical vapor deposition apparatus. .
- the memory nitride film 5 is thermally oxidized to form a top oxide film 7 having a thickness of 5 nm.
- a photosensitive resist (resin) is applied on the entire surface of the top nitride film 7 and exposed and developed to form a resist as shown in FIG. Are selectively removed by etching, and then the memory nitride film 5 and the tunnel oxide film 3 are also selectively removed by etching.
- the resist 4 is removed, and the semiconductor substrate 1 is thermally oxidized as shown in FIG. 7 to form a gate oxide film 11 of a MOS transistor for a peripheral circuit having a thickness of about 25 nm. I do.
- a gate electrode film material 15 made of polycrystalline silicon is formed on the entire surface of these films with a thickness of about 400 nm using a chemical vapor deposition apparatus. I do.
- a pattern of the register 4 is formed on the gate electrode film material 15 by exposure and development.
- the resist 4 is formed so that the pattern size of the top oxide film 7, the memory nitride film 5, and the tunnel oxide film 3 is smaller than the pattern size.
- a register 4 having a predetermined pattern size as the peripheral circuit is formed.
- the gate electrode film material 15 is etched to form the memory gate electrode film 9 and the peripheral circuit.
- the gate electrode film 13 of the MOS transistor is formed.
- the portion of the top oxide film 7 that protrudes from the memory gate electrode film 9 is etched together with the memory gate electrode film 9. This is due to the performance of the current etching equipment such as etching uniformity and etching selectivity.
- Subsequent steps may be the same as the steps for manufacturing a semiconductor device without a MONOS memory.
- the MSN memory of the present invention can be manufactured.
- the gate electrode film material 15 is selectively removed and processed into a desired shape, usually, the resist 'is first exposed and developed, and the mask pattern is transferred to the resist 4. Thereafter, a method is used in which the gate electrode film material 15 is etched using the resist 4 as an etching mask.
- An alignment device such as a stepper is used for transferring the mask pattern to the registry, but such an alignment device always has misalignment. For this reason, it is impossible to form a pattern having exactly the same size as the underlying film at the same position.
- the upper pattern will not deviate from the position of the base film.
- the underlying film when processing the gate electrode film material 15 is firstly the top oxide film 7. Therefore, the pattern size of the resist 4 is made smaller than that of the top oxide film 7, and the gate electrode material 15 is selectively etched away.
- the top oxide film 7 has a thickness of only about 5 nm, it is etched to the same size as the memory gate electrode film 9 by over-etching when etching the gate electrode film material 15. It will be done.
- the tunnel oxide film 3 and the memory nitride film 5 have the same size, and the top oxide film 7 and the gate electrode film 9 have the same size.
- the pattern dimensions of the tunnel oxide film 3 and the memory nitride film 5 are slightly smaller.
- the pattern size of the memory gate electrode film 9 be at least smaller than that of the memory nitride film 5. It is.
- the top oxide film 7 and the memory gate electrode film 9 have the same size.
- the performance of the etching system will improve in the future, and the top oxide film 7 will not be etched when the memory gate electrode film 9 is formed. Even if a MONOS memory is formed with the same size as the film 5 and the small oxide film 3, there is no problem.
- the memory gate electrode film 9 of the M ⁇ N ⁇ S memory is formed by misalignment of the alignment device. Even if the formation position of the film 9 is slightly deviated from the target position, a part of the film is not formed on the gate oxide film 11 outside the constituent film thereunder.
- FIG. 11 An embodiment of the second invention will be described with reference to FIGS. 11 to 33.
- FIG. 11 An embodiment of the second invention will be described with reference to FIGS. 11 to 33.
- Fig. 11 to Fig. 21 are schematic cross-sections showing the steps of the method of manufacturing a semiconductor device with a MONOS memory (semiconductor device having the same configuration as that shown in Fig. 1 described above) in process order.
- MONOS memory semiconductor device having the same configuration as that shown in Fig. 1 described above
- parts corresponding to those in FIGS. 1 to 10 are denoted by the same reference numerals.
- these figures also show the steps from the formation of the element isolation region to the step of forming the gate electrode, and the illustration of the steps before and after that is omitted.
- the method of manufacturing a semiconductor device according to the first embodiment is as follows. First, as shown in FIG. 11, a surface of a semiconductor substrate 1 (hereinafter, referred to as a “silicon substrate”) is thermally oxidized to form a sacrificial oxide film 2. Is formed, and a silicon nitride film 19 for shielding is formed on the sacrificial oxide film 2 by a chemical vapor deposition method.
- a semiconductor substrate 1 hereinafter, referred to as a “silicon substrate”
- silicon nitride film 19 for shielding is formed on the sacrificial oxide film 2 by a chemical vapor deposition method.
- the shielding silicon nitride film 19 and the sacrificial oxide film 2 are selectively removed by using the resist 4, and the silicon substrate 1 in the storage element formation region 31 is removed. Expose part of the surface.
- the exposed silicon substrate 1 is thermally oxidized to form a tunnel oxide film 3, as shown in FIG.
- the tunnel oxide film 3 is thermally nitrided in an atmosphere containing ammonia gas 16.
- a memory nitride film 5 is formed by a chemical vapor deposition method.
- this memory nitride film 5 is thermally oxidized to form a top oxide film 7.
- the top oxide film 7 and the memory nitride film 5 are selectively removed by using the resist 4.
- the silicon nitride film 19 for shielding and the sacrificial oxide film 2 are removed.
- the silicon substrate 1 is thermally oxidized to form a gate oxide film (insulating film) 11 for a peripheral circuit.
- a gate electrode film material 15 made of polycrystalline silicon or the like is formed on these films by a chemical vapor deposition method.
- the gate electrode film material 15 is selectively removed using a register 4 to form a nonvolatile memory gate portion.
- Subsequent steps may be similar to those of a semiconductor device without a non-volatile memory.
- the film thickness may be set to be larger than this in consideration of the film reduction in the middle step.
- the film thickness of the shielding silicon nitride film 19 may be about 1 O nm. This film thickness is about the same as the film thickness of the memory nitride film 5 and is easy to form, and there is no fear that adverse effects such as stress will be exerted on the periphery.
- the top oxide film 7 and the memory nitride film 5 in the step shown in FIG. By performing the step subsequent to the step of selectively removing with the use of the mask 4, it is not necessary to add a resist step to remove the shielding silicon nitride film 19.
- the reason for forming the shielding silicon nitride film 19 on the sacrificial oxide film 2 in the step shown in FIG. 11 is that when the shielding silicon nitride film 19 is removed, the underlying layer is a silicon substrate. If it is 1, the etching selectivity between the nitride film and the silicon cannot be made sufficiently large.
- the tunnel oxide film 3 can be thermally nitrided with only a slight increase in the number of steps and without affecting the transistor characteristics of the peripheral circuit.
- the pattern size of the memory gate electrode film 9 in the storage element region is at least as large as the memory nitride. Since it is made smaller than the film 5, the same effect as in the above-described embodiment can be obtained.
- the embodiment described above is an embodiment in which an M ⁇ N ⁇ S memory is used as a semiconductor nonvolatile memory element.
- the method of manufacturing a semiconductor device according to the present invention incorporates another semiconductor nonvolatile memory device. Applicable to semiconductors.
- FIGS. 22 to 26 are schematic cross-sectional views showing the steps of the second embodiment, which is a method of manufacturing a semiconductor device equipped with an MN ⁇ S memory as a semiconductor nonvolatile memory element, in the order of steps. However, only process steps different from those of the first embodiment are shown.
- the memory nitride film 5 is selectively removed using the resist 4 as shown in FIG.
- the silicon nitride film 19 for shielding and the sacrificial oxide film 2 are removed.
- the silicon substrate 1 is thermally oxidized to form a gate oxide film 11 for a peripheral circuit, as shown in FIG. Thereafter, the oxide film on the re-memory nitride film 5 is selectively removed by this thermal oxidation treatment.
- a gate electrode film material 15 made of polycrystalline silicon or the like is formed on these films.
- the gate electrode film material 15 is selectively removed by using the resist 4 so that the memory gate electrode film 9 which is a nonvolatile memory gate portion and the peripheral circuit gate are removed.
- FIGS. 27 to 33 show the steps of the third embodiment in which the present invention is applied to a method of manufacturing a semiconductor device having a floating gate memory as a semiconductor nonvolatile memory element, in the order of steps. It is a typical sectional view shown. However, also in this case, illustration of the same process steps as in the first embodiment is omitted.
- the steps from the step of forming the sacrificial oxide film 2 on the silicon substrate 1 to the thermal nitridation of the tunnel oxide film 3 in an atmosphere containing ammonia gas 16 are the same as those of the first embodiment.
- the steps are the same as those described with reference to FIGS.
- a charge trapping polycrystalline silicon film 32 is formed by chemical vapor deposition.
- an impurity 33 is introduced into the charge trapping polycrystalline silicon film 32 by an ion implantation method or a thermal diffusion method.
- the charge trapping polycrystalline silicon film 32 is selectively removed using the resist 4.
- the silicon nitride film 19 for shielding and the sacrificial oxide film 2 are removed.
- the silicon substrate 1 is thermally oxidized to form the gate insulating film material 11 for the peripheral circuit, and at the same time, the charge An oxide film 33 is formed on the surface of the trapping polysilicon film 32.
- a gate electrode film material 15 made of polycrystalline silicon or the like is formed on these films.
- the gate electrode film 13 is selectively removed by using the resist 4 so that the memory gate electrode film 9 which is a non-volatile memory gate portion and the periphery thereof are removed.
- Subsequent steps include the manufacture of semiconductor devices without nonvolatile memory. A step similar to the step may be performed.
- the peripheral circuit portion is covered with a silicon nitride film for shielding prior to the step of nitriding the tunnel oxide film, and the film for trapping electric charges is selectively used.
- the tunnel oxide film can be thermally nitrided without affecting the transistor characteristics of the peripheral circuit regardless of the type of semiconductor nonvolatile memory. it can.
- FIG. 48 is a schematic cross-sectional view of the memory transistor in the channel width direction.
- a memory transistor constituting the memory element is formed by forming a memory oxide film 24, a silicon nitride film 25, a top oxide film 26, and a This structure has a storage element region 22 formed by sequentially laminating memory gate electrodes 27 and a field region 21 formed with a field oxide film 28 and a memory gate electrode 27. .
- the memory oxide film 24, the silicon nitride film 25, and the top oxide film 26 are formed only in the storage element region 22.
- FIG. 46 to FIG. 48 are schematic sectional views in the channel width direction of the memory transistor shown in the order of the manufacturing steps of the semiconductor nonvolatile memory element.
- the storage element region 22 of the semiconductor substrate 23 having the first conductivity type is formed of an acid-resistant material such as a silicon nitride film.
- a field oxide film 28 having a thickness of 700 nm is formed in the field region 21 by a so-called selective oxidation process in which oxidation is performed using a mask of the oxide film. After that, the oxidation resistant film is removed.
- an oxidation treatment is performed in a mixed gas of oxygen and nitrogen, and a sacrificial oxidation of about 50 nm thick silicon dioxide is performed.
- a film 29 is formed on the entire surface.
- a barrier silicon nitride film 30 consisting of a silicon nitride film having a thickness of 10 nm is formed.
- the blocking silicon nitride film 30 prevents diffusion of ammonia and hydrogen generated by thermal decomposition into the field oxide film 28 during thermal nitriding in an atmosphere containing ammonia in a later step. It is provided for the purpose.
- a photosensitive resin which is a photosensitive material, is formed on the entire surface by a spin coating method, exposed and developed using a predetermined photomask, and an opening is formed in the photosensitive resin in the memory element region 22.
- a reactive ion etching apparatus is used to etch a mixed gas of sulfur hexafluoride (SFe), helium (He), and methane trifluoride (CHF3) as an etching gas.
- SFe sulfur hexafluoride
- He helium
- CHF3 methane trifluoride
- the blocking silicon nitride film 30 is removed from above the storage element region 22.
- the sacrificial oxide film 29 is etched using a hydrofluoric acid buffer to remove the sacrificial oxide film 29 in the storage element region 22.
- the photosensitive resin used as the etching mask is removed.
- an oxidation treatment is performed in a mixed gas of oxygen and nitrogen to form a memory oxide film 24 made of a silicon dioxide film having a thickness of about 2 nm.
- This memory oxide film 24 is processed into, for example, an ammonia atmosphere at a processing temperature of 100 ° C. for 30 minutes to form a nitrided oxide film.
- the data write speed of the semiconductor nonvolatile memory element can be increased.
- a silicon nitride film 25 having a thickness of about 11 nm is formed on the entire surface including the memory oxide film 24 by a chemical vapor deposition method.
- a oxidation process is performed to form a top oxide film 26 made of a silicon oxide film on the silicon nitride film 25 to a thickness of about 5 nm.
- the thickness of the silicon nitride film 25 is reduced to about 8 nm from the initial film thickness of 11 nm.
- a photosensitive resin 40 is formed on the entire surface, and is exposed and developed using a predetermined photomask to form a photosensitive resin 40 on the storage element region 22.
- the top oxide film 26 is etched with a hydrofluoric acid buffer, and furthermore, the silicon nitride film 25, the memory oxide film 24, and the blocking silicon nitride film 3 are formed.
- 0 is etched by dry etching using a mixed gas of sulfur hexafluoride, helium and methane trifluoride as an etching gas. After that, the photosensitive resin 40 is removed.
- a memory gate composed of a polycrystalline silicon film having a thickness of 400 nm was formed by chemical vapor deposition using monosilane (SiH4) as a reaction gas.
- the electrode material is formed on the entire surface.
- a photosensitive resin (not shown) is formed on the entire surface by a spin coating method, and is exposed and developed using a predetermined photomask, so that the photosensitive resin is formed to form the memory gate electrodes 27. Perform patterning.
- a memory gate electrode 27 is formed.
- the etching of the memory gate electrode 27 is performed by using a reactive ion etching apparatus and using a mixed gas of sulfur hexafluoride (SF 6 ) and oxygen ( ⁇ 2) as an etching gas. Thereafter, the photosensitive resin used as an etching mask for patterning the memory gate electrode 27 is removed.
- SF 6 sulfur hexafluoride
- ⁇ 2 oxygen
- the memory transistors constituting the semiconductor non-volatile memory element are composed of a memory oxide film 24, a silicon nitride film 25, and a top oxide film.
- a structure composed of a memory element region 12 composed of 26 and a memory gate electrode 27 and a field region 11 composed of a field oxide film 28 and a memory gate electrode 27 is obtained.
- arsenic which is an impurity of the opposite conductivity type to that of the semiconductor substrate 23, is introduced into the semiconductor substrate 23 in a region where the memory gate electrode 27 is aligned, and the source An area and a drain area are formed.
- an interlayer insulating film composed of a silicon oxide film containing phosphorus and boron is formed by chemical vapor deposition, and contact holes are formed in the interlayer insulating film using a photosensitive resin as an etching mask.
- a wiring material made of aluminum containing silicon and copper is formed by sputtering, and the wiring is formed by patterning the wiring material using a photosensitive resin as an etching mask, thereby forming a semiconductor.
- a non-volatile memory element can be obtained.
- the silicon nitride film prevents ammonia as a reaction gas and hydrogen generated by the decomposition of ammonia from diffusing into the field oxide film.
- each of the semiconductor nonvolatile memory elements according to the present invention operates reliably, has high reliability, and can be rewritten very many times. Further, according to the method of manufacturing a semiconductor device according to the present invention, a semiconductor nonvolatile memory having a high erasing speed can be mounted even in a semiconductor device including an analog circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/182,003 US5496753A (en) | 1992-05-29 | 1993-05-28 | Method of fabricating a semiconductor nonvolatile storage device |
EP93910414A EP0597124B1 (en) | 1992-05-29 | 1993-05-28 | Method of fabricating a semiconductor nonvolatile storage device |
DE69322487T DE69322487T2 (de) | 1992-05-29 | 1993-05-28 | Verfahren zur herstellung einer nichtflüchtigen halbleiterspeicheranordnung |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4/161637 | 1992-05-29 | ||
JP04161637A JP3132899B2 (ja) | 1992-05-29 | 1992-05-29 | 半導体装置の製造方法 |
JP21964392A JPH0653519A (ja) | 1992-07-28 | 1992-07-28 | 半導体不揮発性メモリおよびその製造方法 |
JP4/219643 | 1992-07-28 | ||
JP5/90596 | 1993-03-26 | ||
JP09059693A JP3311810B2 (ja) | 1993-03-26 | 1993-03-26 | 半導体不揮発性記憶装置の製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1993024959A1 true WO1993024959A1 (en) | 1993-12-09 |
Family
ID=27306487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1993/000722 WO1993024959A1 (en) | 1992-05-29 | 1993-05-28 | Semiconductor nonvolatile storage device, semiconductor device, and its manufacture method |
Country Status (4)
Country | Link |
---|---|
US (1) | US5496753A (ja) |
EP (1) | EP0597124B1 (ja) |
DE (1) | DE69322487T2 (ja) |
WO (1) | WO1993024959A1 (ja) |
Families Citing this family (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0136528B1 (ko) * | 1994-07-30 | 1998-09-15 | 문정환 | 불휘발성 반도체 메모리장치의 제조방법 |
US5838041A (en) * | 1995-10-02 | 1998-11-17 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device having memory cell transistor provided with offset region acting as a charge carrier injecting region |
JP3399186B2 (ja) * | 1995-10-13 | 2003-04-21 | ソニー株式会社 | 不揮発性半導体記憶装置の製造方法 |
DE69630864T2 (de) * | 1996-01-31 | 2004-11-04 | Sgs-Thomson Microelectronics S.R.L., Agrate Brianza | Verfahren zur Herstellung nichtflüchtiger Speicheranordnungen mit Tunneloxid |
DE19631146A1 (de) * | 1996-08-01 | 1998-02-05 | Siemens Ag | Nichtflüchtige Speicherzelle |
JP3093649B2 (ja) * | 1996-09-05 | 2000-10-03 | 九州日本電気株式会社 | 不揮発性半導体メモリ装置 |
EP0833393B1 (en) * | 1996-09-30 | 2011-12-14 | STMicroelectronics Srl | Floating gate non-volatile memory cell with low erasing voltage and manufacturing method |
US6518617B1 (en) * | 1996-12-31 | 2003-02-11 | Sony Corporation | Nonvolatile semiconductor memory device |
US6133605A (en) * | 1997-03-19 | 2000-10-17 | Citizen Watch Co., Ltd. | Semiconductor nonvolatile memory transistor and method of fabricating the same |
US5907775A (en) * | 1997-04-11 | 1999-05-25 | Vanguard International Semiconductor Corporation | Non-volatile memory device with high gate coupling ratio and manufacturing process therefor |
US6297096B1 (en) * | 1997-06-11 | 2001-10-02 | Saifun Semiconductors Ltd. | NROM fabrication method |
US5966603A (en) * | 1997-06-11 | 1999-10-12 | Saifun Semiconductors Ltd. | NROM fabrication method with a periphery portion |
IL125604A (en) | 1997-07-30 | 2004-03-28 | Saifun Semiconductors Ltd | Non-volatile electrically erasable and programmble semiconductor memory cell utilizing asymmetrical charge |
US6768165B1 (en) * | 1997-08-01 | 2004-07-27 | Saifun Semiconductors Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US5851881A (en) * | 1997-10-06 | 1998-12-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making monos flash memory for multi-level logic |
US6633499B1 (en) | 1997-12-12 | 2003-10-14 | Saifun Semiconductors Ltd. | Method for reducing voltage drops in symmetric array architectures |
US6430077B1 (en) | 1997-12-12 | 2002-08-06 | Saifun Semiconductors Ltd. | Method for regulating read voltage level at the drain of a cell in a symmetric array |
US6633496B2 (en) | 1997-12-12 | 2003-10-14 | Saifun Semiconductors Ltd. | Symmetric architecture for memory cells having widely spread metal bit lines |
US6064102A (en) * | 1997-12-17 | 2000-05-16 | Advanced Micro Devices, Inc. | Semiconductor device having gate electrodes with different gate insulators and fabrication thereof |
US6348711B1 (en) | 1998-05-20 | 2002-02-19 | Saifun Semiconductors Ltd. | NROM cell with self-aligned programming and erasure areas |
US6215148B1 (en) | 1998-05-20 | 2001-04-10 | Saifun Semiconductors Ltd. | NROM cell with improved programming, erasing and cycling |
US6046086A (en) * | 1998-06-19 | 2000-04-04 | Taiwan Semiconductor Manufacturing Company | Method to improve the capacity of data retention and increase the coupling ratio of source to floating gate in split-gate flash |
US6166958A (en) * | 1998-07-09 | 2000-12-26 | Kabushiki Kaisha Toshiba | Semiconductor memory device, method for manufacturing the same, and method for controlling the same |
US6177318B1 (en) * | 1999-10-18 | 2001-01-23 | Halo Lsi Design & Device Technology, Inc. | Integration method for sidewall split gate monos transistor |
US6319775B1 (en) * | 1999-10-25 | 2001-11-20 | Advanced Micro Devices, Inc. | Nitridation process for fabricating an ONO floating-gate electrode in a two-bit EEPROM device |
US6207502B1 (en) * | 1999-10-25 | 2001-03-27 | Advanced Micro Devices, Inc. | Method of using source/drain nitride for periphery field oxide and bit-line oxide |
US6429063B1 (en) | 1999-10-26 | 2002-08-06 | Saifun Semiconductors Ltd. | NROM cell with generally decoupled primary and secondary injection |
TW452973B (en) * | 2000-04-18 | 2001-09-01 | Taiwan Semiconductor Mfg | Method for manufacturing floating gate of split-gate flash memory |
US6928001B2 (en) * | 2000-12-07 | 2005-08-09 | Saifun Semiconductors Ltd. | Programming and erasing methods for a non-volatile memory cell |
US6396741B1 (en) * | 2000-05-04 | 2002-05-28 | Saifun Semiconductors Ltd. | Programming of nonvolatile memory cells |
US6490204B2 (en) | 2000-05-04 | 2002-12-03 | Saifun Semiconductors Ltd. | Programming and erasing methods for a reference cell of an NROM array |
JP4078014B2 (ja) * | 2000-05-26 | 2008-04-23 | 株式会社ルネサステクノロジ | 不揮発性半導体記憶装置及びその製造方法 |
JP4346228B2 (ja) * | 2000-09-21 | 2009-10-21 | 株式会社東芝 | 不揮発性半導体記憶装置及びその製造方法 |
US6614692B2 (en) * | 2001-01-18 | 2003-09-02 | Saifun Semiconductors Ltd. | EEPROM array and method for operation thereof |
US6677805B2 (en) | 2001-04-05 | 2004-01-13 | Saifun Semiconductors Ltd. | Charge pump stage with body effect minimization |
US6584017B2 (en) | 2001-04-05 | 2003-06-24 | Saifun Semiconductors Ltd. | Method for programming a reference cell |
US6636440B2 (en) | 2001-04-25 | 2003-10-21 | Saifun Semiconductors Ltd. | Method for operation of an EEPROM array, including refresh thereof |
KR100395755B1 (ko) * | 2001-06-28 | 2003-08-21 | 삼성전자주식회사 | 비휘발성 메모리 소자 및 그 제조방법 |
US7098107B2 (en) * | 2001-11-19 | 2006-08-29 | Saifun Semiconductor Ltd. | Protective layer in memory device and method therefor |
US6583007B1 (en) | 2001-12-20 | 2003-06-24 | Saifun Semiconductors Ltd. | Reducing secondary injection effects |
US6700818B2 (en) * | 2002-01-31 | 2004-03-02 | Saifun Semiconductors Ltd. | Method for operating a memory device |
DE10205079B4 (de) * | 2002-02-07 | 2008-01-03 | Infineon Technologies Ag | Verfahren zur Herstellung einer Speicherzelle |
US6917544B2 (en) * | 2002-07-10 | 2005-07-12 | Saifun Semiconductors Ltd. | Multiple use memory chip |
US6826107B2 (en) * | 2002-08-01 | 2004-11-30 | Saifun Semiconductors Ltd. | High voltage insertion in flash memory cards |
US7136304B2 (en) | 2002-10-29 | 2006-11-14 | Saifun Semiconductor Ltd | Method, system and circuit for programming a non-volatile memory array |
US7178004B2 (en) | 2003-01-31 | 2007-02-13 | Yan Polansky | Memory array programming circuit and a method for using the circuit |
US7142464B2 (en) * | 2003-04-29 | 2006-11-28 | Saifun Semiconductors Ltd. | Apparatus and methods for multi-level sensing in a memory array |
EP1723676A4 (en) * | 2004-03-10 | 2009-04-15 | Nanosys Inc | MEMORY DEVICES WITH NANOCAPACITIES AND ANISOTROPIC LOADED NETWORKS |
US7095655B2 (en) * | 2004-08-12 | 2006-08-22 | Saifun Semiconductors Ltd. | Dynamic matching of signal path and reference path for sensing |
US20060068551A1 (en) * | 2004-09-27 | 2006-03-30 | Saifun Semiconductors, Ltd. | Method for embedding NROM |
US7638850B2 (en) * | 2004-10-14 | 2009-12-29 | Saifun Semiconductors Ltd. | Non-volatile memory structure and method of fabrication |
US20060146624A1 (en) * | 2004-12-02 | 2006-07-06 | Saifun Semiconductors, Ltd. | Current folding sense amplifier |
JP2006196758A (ja) * | 2005-01-14 | 2006-07-27 | Renesas Technology Corp | 半導体装置 |
EP1686592A3 (en) * | 2005-01-19 | 2007-04-25 | Saifun Semiconductors Ltd. | Partial erase verify |
US8053812B2 (en) | 2005-03-17 | 2011-11-08 | Spansion Israel Ltd | Contact in planar NROM technology |
US20070141788A1 (en) * | 2005-05-25 | 2007-06-21 | Ilan Bloom | Method for embedding non-volatile memory with logic circuitry |
US7786512B2 (en) | 2005-07-18 | 2010-08-31 | Saifun Semiconductors Ltd. | Dense non-volatile memory array and method of fabrication |
US7668017B2 (en) | 2005-08-17 | 2010-02-23 | Saifun Semiconductors Ltd. | Method of erasing non-volatile memory cells |
US20070096199A1 (en) * | 2005-09-08 | 2007-05-03 | Eli Lusky | Method of manufacturing symmetric arrays |
US20070087503A1 (en) * | 2005-10-17 | 2007-04-19 | Saifun Semiconductors, Ltd. | Improving NROM device characteristics using adjusted gate work function |
US7352627B2 (en) * | 2006-01-03 | 2008-04-01 | Saifon Semiconductors Ltd. | Method, system, and circuit for operating a non-volatile memory array |
US7808818B2 (en) | 2006-01-12 | 2010-10-05 | Saifun Semiconductors Ltd. | Secondary injection for NROM |
US20070173017A1 (en) * | 2006-01-20 | 2007-07-26 | Saifun Semiconductors, Ltd. | Advanced non-volatile memory array and method of fabrication thereof |
US8253452B2 (en) * | 2006-02-21 | 2012-08-28 | Spansion Israel Ltd | Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same |
US7760554B2 (en) | 2006-02-21 | 2010-07-20 | Saifun Semiconductors Ltd. | NROM non-volatile memory and mode of operation |
US7692961B2 (en) | 2006-02-21 | 2010-04-06 | Saifun Semiconductors Ltd. | Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection |
US7701779B2 (en) | 2006-04-27 | 2010-04-20 | Sajfun Semiconductors Ltd. | Method for programming a reference cell |
KR100786707B1 (ko) * | 2006-12-21 | 2007-12-18 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 이의 제조 방법 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4840668B1 (ja) * | 1968-09-25 | 1973-12-01 | ||
JPS51150284A (en) * | 1975-08-15 | 1976-12-23 | Hitachi Ltd | Semiconductor unvolatile memory unit |
JPS5530846A (en) * | 1978-08-28 | 1980-03-04 | Hitachi Ltd | Method for manufacturing fixed memory |
JPS57170572A (en) * | 1981-04-14 | 1982-10-20 | Mitsubishi Electric Corp | Semiconductor memory |
JPS60210878A (ja) * | 1984-04-04 | 1985-10-23 | Hitachi Ltd | 半導体装置の製造方法 |
JPS6474761A (en) * | 1987-09-17 | 1989-03-20 | Matsushita Electronics Corp | Nonvolatile storage element |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4840668A (ja) * | 1971-09-28 | 1973-06-14 | ||
EP0072603B1 (en) * | 1978-06-14 | 1986-10-01 | Fujitsu Limited | Process for producing a semiconductor device having an insulating layer of silicon dioxide covered by a film of silicon oxynitride |
JP2650925B2 (ja) * | 1987-11-02 | 1997-09-10 | 株式会社日立製作所 | 半導体集積回路装置の製造方法 |
US4964143A (en) * | 1988-03-02 | 1990-10-16 | Advanced Micro Devices, Inc. | EPROM element employing self-aligning process |
US5120672A (en) * | 1989-02-22 | 1992-06-09 | Texas Instruments Incorporated | Fabricating a single level merged EEPROM cell having an ONO memory stack substantially spaced from the source region |
JPH03190230A (ja) * | 1989-12-20 | 1991-08-20 | Fujitsu Ltd | 半導体装置およびその製造方法 |
JPH04154162A (ja) * | 1990-10-18 | 1992-05-27 | Nec Corp | Mos型半導体装置の製造方法 |
US5254489A (en) * | 1990-10-18 | 1993-10-19 | Nec Corporation | Method of manufacturing semiconductor device by forming first and second oxide films by use of nitridation |
JP2666596B2 (ja) * | 1991-04-15 | 1997-10-22 | 株式会社デンソー | 酸化膜中のトラップ密度低減方法、及び半導体装置の製造方法 |
-
1993
- 1993-05-28 EP EP93910414A patent/EP0597124B1/en not_active Expired - Lifetime
- 1993-05-28 WO PCT/JP1993/000722 patent/WO1993024959A1/ja active IP Right Grant
- 1993-05-28 DE DE69322487T patent/DE69322487T2/de not_active Expired - Fee Related
- 1993-05-28 US US08/182,003 patent/US5496753A/en not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4840668B1 (ja) * | 1968-09-25 | 1973-12-01 | ||
JPS51150284A (en) * | 1975-08-15 | 1976-12-23 | Hitachi Ltd | Semiconductor unvolatile memory unit |
JPS5530846A (en) * | 1978-08-28 | 1980-03-04 | Hitachi Ltd | Method for manufacturing fixed memory |
JPS57170572A (en) * | 1981-04-14 | 1982-10-20 | Mitsubishi Electric Corp | Semiconductor memory |
JPS60210878A (ja) * | 1984-04-04 | 1985-10-23 | Hitachi Ltd | 半導体装置の製造方法 |
JPS6474761A (en) * | 1987-09-17 | 1989-03-20 | Matsushita Electronics Corp | Nonvolatile storage element |
Non-Patent Citations (1)
Title |
---|
See also references of EP0597124A4 * |
Also Published As
Publication number | Publication date |
---|---|
EP0597124B1 (en) | 1998-12-09 |
US5496753A (en) | 1996-03-05 |
EP0597124A4 (en) | 1995-02-15 |
EP0597124A1 (en) | 1994-05-18 |
DE69322487T2 (de) | 1999-06-10 |
DE69322487D1 (de) | 1999-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1993024959A1 (en) | Semiconductor nonvolatile storage device, semiconductor device, and its manufacture method | |
US7084037B2 (en) | Semiconductor device and method of manufacturing the same | |
US5658812A (en) | Nonvolatile semiconductor memory device and its manufacturing method | |
US6916709B2 (en) | Non-volatile semiconductor memory device and manufacturing method for the same | |
US7183158B2 (en) | Method of fabricating a non-volatile memory | |
JP2861604B2 (ja) | 半導体装置の製造方法 | |
JP3397817B2 (ja) | 半導体不揮発性記憶素子の製造方法 | |
JP3198141B2 (ja) | 半導体不揮発性記憶素子の製造方法 | |
JP3311810B2 (ja) | 半導体不揮発性記憶装置の製造方法 | |
JP3073215B2 (ja) | 半導体不揮発生メモリの製造方法 | |
JP3132899B2 (ja) | 半導体装置の製造方法 | |
JPH05145081A (ja) | 半導体不揮発性記憶装置の製造方法 | |
JP3009696B2 (ja) | 半導体不揮発性メモリの製造方法 | |
JP3113391B2 (ja) | 半導体不揮発性記憶素子の製造方法 | |
JPH06338620A (ja) | 半導体不揮発性記憶装置およびその製造方法 | |
JPH06318709A (ja) | 半導体不揮発性記憶装置およびその製造方法 | |
JPH08250725A (ja) | 半導体装置 | |
JP3333498B2 (ja) | 半導体不揮発性記憶素子 | |
JPH06338619A (ja) | 半導体不揮発性記憶装置およびその製造方法 | |
JPH0778893A (ja) | 半導体不揮発性記憶装置およびその製造方法 | |
JPH07211807A (ja) | 半導体不揮発性記憶装置およびその製造方法 | |
JP3192165B2 (ja) | 半導体不揮発性記憶素子の製造方法 | |
JPH08293563A (ja) | 半導体不揮発性記憶装置およびその製造方法 | |
JPH0629550A (ja) | 半導体不揮発性記憶装置の製造方法 | |
JPH0423363A (ja) | 半導体記憶装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 08182003 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1993910414 Country of ref document: EP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWP | Wipo information: published in national office |
Ref document number: 1993910414 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1993910414 Country of ref document: EP |