DE69014018D1 - Halbleiteranordnung-Wannenoberfläche mit einer gleichmässigen Dotierung und Verfahren zur Herstellung. - Google Patents
Halbleiteranordnung-Wannenoberfläche mit einer gleichmässigen Dotierung und Verfahren zur Herstellung.Info
- Publication number
- DE69014018D1 DE69014018D1 DE69014018T DE69014018T DE69014018D1 DE 69014018 D1 DE69014018 D1 DE 69014018D1 DE 69014018 T DE69014018 T DE 69014018T DE 69014018 T DE69014018 T DE 69014018T DE 69014018 D1 DE69014018 D1 DE 69014018D1
- Authority
- DE
- Germany
- Prior art keywords
- manufacture
- well surface
- uniform doping
- semiconductor array
- array well
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1203771A JP2504573B2 (ja) | 1989-08-08 | 1989-08-08 | 半導体装置及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69014018D1 true DE69014018D1 (de) | 1994-12-15 |
DE69014018T2 DE69014018T2 (de) | 1995-04-20 |
Family
ID=16479537
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69014018T Expired - Fee Related DE69014018T2 (de) | 1989-08-08 | 1990-08-07 | Halbleiteranordnung-Wannenoberfläche mit einer gleichmässigen Dotierung und Verfahren zur Herstellung. |
Country Status (5)
Country | Link |
---|---|
US (1) | US5110750A (de) |
EP (1) | EP0414040B1 (de) |
JP (1) | JP2504573B2 (de) |
KR (1) | KR930011173B1 (de) |
DE (1) | DE69014018T2 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5512495A (en) * | 1994-04-08 | 1996-04-30 | Texas Instruments Incorporated | Method of manufacturing extended drain resurf lateral DMOS devices |
KR100260559B1 (ko) * | 1997-12-29 | 2000-07-01 | 윤종용 | 비휘발성 메모리 장치의 웰 구조 및 그 제조 방법 |
US6051458A (en) * | 1998-05-04 | 2000-04-18 | Taiwan Semiconductor Manufacturing Company | Drain and source engineering for ESD-protection transistors |
US6995426B2 (en) * | 2001-12-27 | 2006-02-07 | Kabushiki Kaisha Toshiba | Semiconductor device having vertical metal insulator semiconductor transistors having plural spatially overlapping regions of different conductivity type |
JP2003258120A (ja) * | 2002-03-07 | 2003-09-12 | Seiko Epson Corp | 半導体装置の製造方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3719535A (en) * | 1970-12-21 | 1973-03-06 | Motorola Inc | Hyperfine geometry devices and method for their fabrication |
JPS55125660A (en) * | 1979-03-22 | 1980-09-27 | Toshiba Corp | Production of semiconductor device |
JPS5817655A (ja) * | 1981-07-24 | 1983-02-01 | Hitachi Ltd | 半導体装置の製造方法 |
JPS60123055A (ja) * | 1983-12-07 | 1985-07-01 | Fujitsu Ltd | 半導体装置及びその製造方法 |
JPS6184016A (ja) * | 1984-10-02 | 1986-04-28 | Nec Corp | 半導体装置の製造方法 |
JPS61171165A (ja) * | 1985-01-25 | 1986-08-01 | Nissan Motor Co Ltd | Mosトランジスタ |
US4728619A (en) * | 1987-06-19 | 1988-03-01 | Motorola, Inc. | Field implant process for CMOS using germanium |
EP0304541A1 (de) * | 1987-08-18 | 1989-03-01 | Deutsche ITT Industries GmbH | Verfahren zum Herstellen implantierter Wannen und Inseln von integrierten CMOS-Schaltungen |
JPH02105453A (ja) * | 1988-10-13 | 1990-04-18 | Nec Corp | 半導体集積回路の製造方法 |
JPH02237159A (ja) * | 1989-03-10 | 1990-09-19 | Toshiba Corp | 半導体装置 |
-
1989
- 1989-08-08 JP JP1203771A patent/JP2504573B2/ja not_active Expired - Fee Related
-
1990
- 1990-08-02 US US07/561,608 patent/US5110750A/en not_active Expired - Lifetime
- 1990-08-07 EP EP90115161A patent/EP0414040B1/de not_active Expired - Lifetime
- 1990-08-07 DE DE69014018T patent/DE69014018T2/de not_active Expired - Fee Related
- 1990-08-08 KR KR1019900012146A patent/KR930011173B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP2504573B2 (ja) | 1996-06-05 |
EP0414040B1 (de) | 1994-11-09 |
EP0414040A1 (de) | 1991-02-27 |
US5110750A (en) | 1992-05-05 |
JPH0369160A (ja) | 1991-03-25 |
KR910005391A (ko) | 1991-03-30 |
KR930011173B1 (ko) | 1993-11-24 |
DE69014018T2 (de) | 1995-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69015216D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE68929150D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
DE69032773D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
DE68924366D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE69033153D1 (de) | Verfahren zur Herstellung einer Halbleiterdünnschicht und damit hergestellte Halbleiterdünnschicht | |
DE69023558D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE3853778D1 (de) | Verfahren zur Herstellung eines Halbleiterbauelements. | |
DE3789753D1 (de) | Verfahren und Anordnung zur Herstellung einer dünnen Schicht. | |
DE69016979D1 (de) | Hochspannungshalbleiterelement mit einer Sensorelektrode und Verfahren zur Herstellung. | |
DE3777603D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mit einem halbleitersubstrat, das feldoxidzonen an seiner oberflaeche enthaelt. | |
DE3856350D1 (de) | Verfahren zur Herstellung einer Silicid-Halbleiterelement mit Polysilizium-Bereiche | |
DE69016955D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung. | |
DE3579689D1 (de) | Filterkerze mit einer hohen aussenoberflaeche und verfahren zur herstellung. | |
DE69030709D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
DE69027960D1 (de) | Elektronen emittierendes Element und Verfahren zur Herstellung desselben | |
DE69031702D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
DE69231653D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung mit Isolierzonen | |
DE68911453D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung mit Wellenleiterstruktur. | |
DE3789372D1 (de) | Verfahren zur Herstellung eines Halbleiterbauelements. | |
DE69019200D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung mit einer Mesa-Struktur. | |
DE68923730D1 (de) | Verfahren zur Herstellung einer bipolaren integrierten Schaltung. | |
DE69015721D1 (de) | Verfahren zur Herstellung einer supraleitenden Schaltung. | |
DE69008693D1 (de) | Methode zur Herstellung eines Halbleiterbauelementes mit angeschrägten Öffnungen. | |
DE69014018D1 (de) | Halbleiteranordnung-Wannenoberfläche mit einer gleichmässigen Dotierung und Verfahren zur Herstellung. | |
DE3669806D1 (de) | Verfahren zur herstellung einer raeumlich periodischen halbleiter-schichtenfolge. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8320 | Willingness to grant licences declared (paragraph 23) | ||
8339 | Ceased/non-payment of the annual fee |