DE60122046T2 - Digitale Phasensteuerschaltung - Google Patents

Digitale Phasensteuerschaltung Download PDF

Info

Publication number
DE60122046T2
DE60122046T2 DE60122046T DE60122046T DE60122046T2 DE 60122046 T2 DE60122046 T2 DE 60122046T2 DE 60122046 T DE60122046 T DE 60122046T DE 60122046 T DE60122046 T DE 60122046T DE 60122046 T2 DE60122046 T2 DE 60122046T2
Authority
DE
Germany
Prior art keywords
delay
voltage
controlled
buffers
differential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60122046T
Other languages
German (de)
English (en)
Other versions
DE60122046D1 (de
Inventor
Seiichi Minato-ku Watarai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
NEC Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp filed Critical NEC Electronics Corp
Application granted granted Critical
Publication of DE60122046D1 publication Critical patent/DE60122046D1/de
Publication of DE60122046T2 publication Critical patent/DE60122046T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
DE60122046T 2000-03-30 2001-03-26 Digitale Phasensteuerschaltung Expired - Lifetime DE60122046T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000095604 2000-03-30
JP2000095604A JP3467446B2 (ja) 2000-03-30 2000-03-30 デジタル位相制御回路

Publications (2)

Publication Number Publication Date
DE60122046D1 DE60122046D1 (de) 2006-09-21
DE60122046T2 true DE60122046T2 (de) 2007-03-08

Family

ID=18610491

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60122046T Expired - Lifetime DE60122046T2 (de) 2000-03-30 2001-03-26 Digitale Phasensteuerschaltung

Country Status (5)

Country Link
US (2) US6492851B2 (ja)
EP (1) EP1143621B1 (ja)
JP (1) JP3467446B2 (ja)
KR (1) KR100370988B1 (ja)
DE (1) DE60122046T2 (ja)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4526194B2 (ja) 2001-01-11 2010-08-18 ルネサスエレクトロニクス株式会社 オーバーサンプリングクロックリカバリ方法及び回路
EP1381345B1 (en) * 2001-03-23 2008-07-09 Advanced Bionutrition Corporation Delivery of disease control in aquaculture using yeasts containing bioactive proteins
EP1410504A2 (en) * 2001-05-21 2004-04-21 Acuid Corporation Limited Programmable self-calibrating vernier and method
US7154978B2 (en) * 2001-11-02 2006-12-26 Motorola, Inc. Cascaded delay locked loop circuit
JP2003202936A (ja) * 2002-01-08 2003-07-18 Mitsubishi Electric Corp 半導体集積回路
AU2002367493A1 (en) * 2002-01-25 2003-09-02 Koninklijke Philips Electronics N.V. Optical record carrier recording device and method comprising means for generating a timing signal having an increased timing resolution
US6794912B2 (en) * 2002-02-18 2004-09-21 Matsushita Electric Industrial Co., Ltd. Multi-phase clock transmission circuit and method
TW569543B (en) * 2002-12-09 2004-01-01 Mediatek Inc Voltage controlled delay line with reduced timing errors and jitters
US7259600B1 (en) 2004-03-05 2007-08-21 Marvell International Ltd. Scalable integrated circuit architecture
US6998888B1 (en) 2004-03-05 2006-02-14 Marvell International Ltd. Scalable integrated circuit architecture with analog circuits
JP2005286467A (ja) 2004-03-29 2005-10-13 Fujitsu Ltd デジタルｄｌｌ装置、デジタルｄｌｌ制御方法、デジタルｄｌｌ制御プログラム
US7109766B2 (en) * 2004-04-22 2006-09-19 Motorola, Inc. Adjustable frequency delay-locked loop
US7038519B1 (en) * 2004-04-30 2006-05-02 Xilinx, Inc. Digital clock manager having cascade voltage switch logic clock paths
DE102004025984A1 (de) * 2004-05-26 2005-12-15 Sms Demag Ag Verfahren und Einrichtung für die Montage und für Funktionsprüfung von Walzarmaturen in Walzgerüsten oder in Walzstraßen, wie bspw. Tandemwalzstraßen
US7149145B2 (en) * 2004-07-19 2006-12-12 Micron Technology, Inc. Delay stage-interweaved analog DLL/PLL
US7088163B1 (en) * 2004-09-24 2006-08-08 National Semiconductor Corporation Circuit for multiplexing a tapped differential delay line to a single output
US7190291B2 (en) * 2005-01-05 2007-03-13 Artesyn Technologies, Inc. Programmable error amplifier for sensing voltage error in the feedback path of digitially programmable voltage sources
US7190201B2 (en) * 2005-02-03 2007-03-13 Mosaid Technologies, Inc. Method and apparatus for initializing a delay locked loop
US7177208B2 (en) * 2005-03-11 2007-02-13 Micron Technology, Inc. Circuit and method for operating a delay-lock loop in a power saving manner
US7519888B2 (en) 2005-09-12 2009-04-14 Virage Logic Corporation Input-output device testing
US7616036B1 (en) 2005-09-12 2009-11-10 Virage Logic Corporation Programmable strobe and clock generator
US7576570B1 (en) * 2006-08-22 2009-08-18 Altera Corporation Signal amplitude detection circuitry without pattern dependencies for high-speed serial links
US7724049B2 (en) * 2007-02-28 2010-05-25 Micron Technology, Inc. Multiphase generator with duty-cycle correction using dual-edge phase detection and method for generating a multiphase signal
US7816960B2 (en) * 2007-08-09 2010-10-19 Qualcomm Incorporated Circuit device and method of measuring clock jitter
JP2009152866A (ja) * 2007-12-20 2009-07-09 Nec Electronics Corp 遅延制御回路及び遅延制御方法
US7782104B2 (en) * 2008-12-23 2010-08-24 Intel Corporation Delay element array for time-to-digital converters
US8729944B2 (en) * 2011-12-21 2014-05-20 Advanced Micro Devices, Inc. Clock generator with integrated phase offset programmability
US9488530B2 (en) * 2013-10-23 2016-11-08 National Kaohsiung First University Of Science And Technology Time-domain temperature sensing system with a digital output and method thereof
CN114884964A (zh) * 2022-07-11 2022-08-09 上海富友支付服务股份有限公司 基于Tuxedo架构的业务风控方法和系统

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3049579B2 (ja) * 1992-07-31 2000-06-05 安藤電気株式会社 差動ゲートによるタイミング調整回路
US5374860A (en) * 1993-01-15 1994-12-20 National Semiconductor Corporation Multi-tap digital delay line
JP2771464B2 (ja) * 1994-09-29 1998-07-02 日本電気アイシーマイコンシステム株式会社 ディジタルｐｌｌ回路
JP3239696B2 (ja) 1995-06-26 2001-12-17 安藤電気株式会社 遅延回路
US5719514A (en) * 1995-03-31 1998-02-17 Ando Electric Co., Ltd. Delay circuit compensating for variations in delay time
JPH0918305A (ja) 1995-06-26 1997-01-17 Ando Electric Co Ltd 遅延回路
JP3499051B2 (ja) * 1995-06-22 2004-02-23 株式会社アドバンテスト タイミング信号発生回路
US5777567A (en) * 1996-06-14 1998-07-07 Sun Microsystems, Inc. System and method for serial to parallel data conversion using delay line
JP3986103B2 (ja) * 1996-08-30 2007-10-03 富士通株式会社 半導体集積回路
JP3552434B2 (ja) * 1996-12-12 2004-08-11 ソニー株式会社 遅延回路
JP3739525B2 (ja) * 1996-12-27 2006-01-25 富士通株式会社 可変遅延回路及び半導体集積回路装置
US6125157A (en) * 1997-02-06 2000-09-26 Rambus, Inc. Delay-locked loop circuitry for clock delay adjustment
JP3560319B2 (ja) 1998-04-03 2004-09-02 松下電器産業株式会社 位相調整回路
JPH11312025A (ja) * 1998-04-28 1999-11-09 Hitachi Ltd クロック発生回路
JP3320651B2 (ja) 1998-05-06 2002-09-03 富士通株式会社 半導体装置
DE19845115C2 (de) * 1998-09-30 2000-08-31 Siemens Ag Integrierte Schaltung mit einer einstellbaren Verzögerungseinheit
US6100735A (en) * 1998-11-19 2000-08-08 Centillium Communications, Inc. Segmented dual delay-locked loop for precise variable-phase clock generation

Also Published As

Publication number Publication date
JP2001285266A (ja) 2001-10-12
US20030001638A1 (en) 2003-01-02
KR20010095133A (ko) 2001-11-03
EP1143621A2 (en) 2001-10-10
KR100370988B1 (ko) 2003-02-05
US6900679B2 (en) 2005-05-31
EP1143621B1 (en) 2006-08-09
US20010035784A1 (en) 2001-11-01
EP1143621A3 (en) 2004-05-12
DE60122046D1 (de) 2006-09-21
JP3467446B2 (ja) 2003-11-17
US6492851B2 (en) 2002-12-10

Similar Documents

Publication Publication Date Title
DE60122046T2 (de) Digitale Phasensteuerschaltung
DE10252491B4 (de) Verzögerungsregelkreisschaltung und -verfahren
DE10336300B4 (de) Verzögerungsregelschaltung mit Tastverhältniskorrektur und zugehöriges Korrekturverfahren
DE69932583T2 (de) Phasenregelkreis
DE102004036283B4 (de) Phaseninterpolatorschaltkomplex zur Reduzierung von Taktversatz
DE60301364T2 (de) Taktrückgewinnungsschaltung
DE60305543T2 (de) Phaseninterpolationbasierter PLL Frequenzsynthetisierer
DE69633539T2 (de) Taktverteilungsschaltung
DE602004004533T2 (de) Phasenmischschaltung mit verzögertem regelkreis
DE60008688T2 (de) Frequenzdetektor und Phasenregelkreisschaltung mit einem solchen Detektor
DE60219527T2 (de) Takterzeugungsschaltung
DE19924048A1 (de) Taktphasen-Berichtigungsschaltkreis
DE29825196U1 (de) Schaltung zum Einstellen einer Taktverzögerung
DE10312261B4 (de) Verzögerungsregelschleife, die einen variablen Spannungsregler aufweist
DE19904494A1 (de) Bitsynchronisierungsschaltung
DE102007047458A1 (de) Verzögerungsstufe, Ringoszillator, PLL-Schaltung und Verfahren
DE102005038736A1 (de) Phasenverschiebungsvorrichtung
DE4330600A1 (de) Variable Verzögerungsstufe und Taktversorgungsvorrichtung mit einer solchen Stufe
DE19834416C2 (de) Taktsignalgenerator
DE4412419C2 (de) Phase-Locked-Schaltung und integrierte Schaltungseinrichtung
DE19912967A1 (de) Verzögerungsregelkreisschaltung und Steuerverfahren hierfür
DE10130122B4 (de) Verzögerungsregelkreis
DE102008023680A1 (de) Spannungsgesteuerte Oszillatorschaltung und Verfahren zum Konfigurieren einer Spannungsgesteuerten Oszillatorschaltung
DE69824114T2 (de) Phasenregelkreis und Verfahren zum Steuern des Phasenregelkreises
DE102006024469B3 (de) Phasenregelkreis zur Erzeugung mehrerer Ausgangssignale

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
R082 Change of representative

Ref document number: 1143621

Country of ref document: EP

Representative=s name: GLAWE DELFS MOLL - PARTNERSCHAFT VON PATENT- U, DE

R081 Change of applicant/patentee

Ref document number: 1143621

Country of ref document: EP

Owner name: RENESAS ELECTRONICS CORPORATION, JP

Free format text: FORMER OWNER: NEC ELECTRONICS CORP., KAWASAKI, JP

Effective date: 20120828

R082 Change of representative

Ref document number: 1143621

Country of ref document: EP

Representative=s name: GLAWE DELFS MOLL - PARTNERSCHAFT VON PATENT- U, DE

Effective date: 20120828