DE60036896D1 - Eingebauter programmierbar Mustererzeuger für Halbleiter-Speicheranordnungen - Google Patents

Eingebauter programmierbar Mustererzeuger für Halbleiter-Speicheranordnungen

Info

Publication number
DE60036896D1
DE60036896D1 DE60036896T DE60036896T DE60036896D1 DE 60036896 D1 DE60036896 D1 DE 60036896D1 DE 60036896 T DE60036896 T DE 60036896T DE 60036896 T DE60036896 T DE 60036896T DE 60036896 D1 DE60036896 D1 DE 60036896D1
Authority
DE
Germany
Prior art keywords
built
semiconductor memory
memory devices
pattern generator
programmable pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60036896T
Other languages
English (en)
Other versions
DE60036896T2 (de
Inventor
Gerd Frankowsky
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Infineon Technologies North America Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies North America Corp filed Critical Infineon Technologies North America Corp
Publication of DE60036896D1 publication Critical patent/DE60036896D1/de
Application granted granted Critical
Publication of DE60036896T2 publication Critical patent/DE60036896T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/36—Data generation devices, e.g. data inverters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/1201—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising I/O circuitry
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/263—Generation of test inputs, e.g. test vectors, patterns or sequences ; with adaptation of the tested hardware for testability with external testers
    • G06F11/2635—Generation of test inputs, e.g. test vectors, patterns or sequences ; with adaptation of the tested hardware for testability with external testers using a storage for the test inputs, e.g. test ROM, script files
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/36—Data generation devices, e.g. data inverters
    • G11C2029/3602—Pattern generator
DE60036896T 1999-05-17 2000-03-31 Eingebauter programmierbar Mustererzeuger für Halbleiter-Speicheranordnungen Expired - Lifetime DE60036896T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/312,974 US6651203B1 (en) 1999-05-17 1999-05-17 On chip programmable data pattern generator for semiconductor memories
US312974 1999-05-17

Publications (2)

Publication Number Publication Date
DE60036896D1 true DE60036896D1 (de) 2007-12-13
DE60036896T2 DE60036896T2 (de) 2008-08-21

Family

ID=23213829

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60036896T Expired - Lifetime DE60036896T2 (de) 1999-05-17 2000-03-31 Eingebauter programmierbar Mustererzeuger für Halbleiter-Speicheranordnungen

Country Status (7)

Country Link
US (1) US6651203B1 (de)
EP (1) EP1061527B1 (de)
JP (1) JP2001014891A (de)
KR (1) KR100762597B1 (de)
CN (1) CN1182534C (de)
DE (1) DE60036896T2 (de)
TW (1) TW469437B (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7355384B2 (en) * 2004-04-08 2008-04-08 International Business Machines Corporation Apparatus, method, and computer program product for monitoring and controlling a microcomputer using a single existing pin
US20060125504A1 (en) * 2004-12-10 2006-06-15 Systems On Silicon Manufacturing Company Pte. Ltd. Printed circuit board for burn-in testing
DE102005008372B4 (de) 2005-02-23 2016-08-18 Intel Deutschland Gmbh Steuerbarer Verstärker und dessen Verwendung
US8269520B2 (en) * 2009-10-08 2012-09-18 Teradyne, Inc. Using pattern generators to control flow of data to and from a semiconductor device under test
CN115902595B (zh) * 2023-02-20 2023-07-14 之江实验室 一种芯片测试系统以及芯片测试方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58205992A (ja) * 1982-05-25 1983-12-01 Fujitsu Ltd Ｌｓｉ内蔵メモリの試験方法
EP0429673B1 (de) * 1989-06-16 1996-11-13 Advantest Corporation Prüfmustergenerator
JPH04373028A (ja) * 1991-06-21 1992-12-25 Mitsubishi Electric Corp バーンインパターン供給方法
DE4132072A1 (de) 1991-09-26 1993-04-08 Grundig Emv Pruefeinrichtung fuer integrierte schaltkreise
US5617328A (en) * 1994-05-23 1997-04-01 Winbond Electronics Corporation Automatic code pattern generator for repetitious patterns in an integrated circuit layout
US6286120B1 (en) 1994-09-01 2001-09-04 Teradyne, Inc. Memory architecture for automatic test equipment using vector module table
GB9423038D0 (en) * 1994-11-15 1995-01-04 Sgs Thomson Microelectronics An integrated circuit memory device with voltage boost
US5553082A (en) * 1995-05-01 1996-09-03 International Business Machines Corporation Built-in self-test for logic circuitry at memory array output
US5790564A (en) * 1995-06-07 1998-08-04 International Business Machines Corporation Memory array built-in self-test circuit having a programmable pattern generator for allowing unique read/write operations to adjacent memory cells, and method therefor
US5777923A (en) * 1996-06-17 1998-07-07 Aplus Integrated Circuits, Inc. Flash memory read/write controller
US5742614A (en) * 1996-11-25 1998-04-21 Texas Instruments Incorporated Apparatus and method for a variable step address generator
US6122760A (en) * 1998-08-25 2000-09-19 International Business Machines Corporation Burn in technique for chips containing different types of IC circuitry
US6357027B1 (en) * 1999-05-17 2002-03-12 Infineon Technologies Ag On chip data comparator with variable data and compare result compression
US6363510B1 (en) * 1999-08-31 2002-03-26 Unisys Corporation Electronic system for testing chips having a selectable number of pattern generators that concurrently broadcast different bit streams to selectable sets of chip driver circuits

Also Published As

Publication number Publication date
KR100762597B1 (ko) 2007-10-01
US6651203B1 (en) 2003-11-18
CN1182534C (zh) 2004-12-29
CN1284724A (zh) 2001-02-21
TW469437B (en) 2001-12-21
JP2001014891A (ja) 2001-01-19
EP1061527B1 (de) 2007-10-31
EP1061527A1 (de) 2000-12-20
DE60036896T2 (de) 2008-08-21
KR20000077273A (ko) 2000-12-26

Similar Documents

Publication Publication Date Title
DE10085017T1 (de) Datenpfad für Hochleistungs-Mustergenerator
DE60238891D1 (de) Halbleiterspeicheranordnung
DE60222354D1 (de) Halbleiterspeicheranordnung
DE60129073D1 (de) Halbleiterspeicheranordnung
DE60102257D1 (de) Halbleiterspeicheranordnung
DE69924916D1 (de) Speicherschaltung
DE69930586D1 (de) Integrierte Halbleiterspeicherschaltung
GB2350708B (en) Semiconductor memory device having redundancy memory circuit
DE69916915D1 (de) Schreib-Schaltkreis für eine Halbleiter-Speichereinrichtung
DE60028649D1 (de) Halbleiteranordnung für Radiofrequenzen
DE69934853D1 (de) Halbleiterspeicheranordnung
DE69909280D1 (de) Halbleiterspeicher
DE60043485D1 (de) Nichtflüchtiger Halbleiterspeicher
DE60214805D1 (de) Referenzgeneratorschaltung und -verfahren für nichtflüchtige Speicheranordnungen
DE69920486D1 (de) Halbleiterschaltung
DE60037846D1 (de) Synchronhalbleiterspeicheranordnung
DE60129269D1 (de) Speicherschaltung für eine programmierbare logische integrierte Schaltungsanordnung
DE60016104D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60218009D1 (de) Halbleiterspeichervorrichtung
DE50011761D1 (de) Fuse für halbleiteranordnung
DE69928514D1 (de) Lesungsschaltung für einen Halbleiterspeicher
DE60107174D1 (de) Halbleiterspeicheranordnung
DE69902712D1 (de) Halbleiterspeicheranordnung
DE60229712D1 (de) Halbleiterspeicher
DE60033598D1 (de) Halbleiterspeichervorrichtung

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: QIMONDA AG, 81739 MUENCHEN, DE

8364 No opposition during term of opposition