DE4444686B4 - Halbleiterbauelement mit MOS-Transistor und Verfahren zu seiner Herstellung - Google Patents

Halbleiterbauelement mit MOS-Transistor und Verfahren zu seiner Herstellung Download PDF

Info

Publication number
DE4444686B4
DE4444686B4 DE4444686A DE4444686A DE4444686B4 DE 4444686 B4 DE4444686 B4 DE 4444686B4 DE 4444686 A DE4444686 A DE 4444686A DE 4444686 A DE4444686 A DE 4444686A DE 4444686 B4 DE4444686 B4 DE 4444686B4
Authority
DE
Germany
Prior art keywords
layer
conductivity type
region
gate
mask pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE4444686A
Other languages
German (de)
English (en)
Other versions
DE4444686A1 (de
Inventor
Yong-Hee Lee
Young-Woo Seo
Jung-Hyun Shin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of DE4444686A1 publication Critical patent/DE4444686A1/de
Application granted granted Critical
Publication of DE4444686B4 publication Critical patent/DE4444686B4/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05—Making the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/013—Manufacturing their source or drain regions, e.g. silicided source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0135—Manufacturing their gate conductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0147—Manufacturing their gate sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0149—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/856—Complementary IGFETs, e.g. CMOS the complementary IGFETs having different architectures than each other, e.g. high-voltage and low-voltage CMOS
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/082—Ion implantation FETs/COMs

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE4444686A 1993-12-17 1994-12-15 Halbleiterbauelement mit MOS-Transistor und Verfahren zu seiner Herstellung Expired - Lifetime DE4444686B4 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019930028221A KR0138352B1 (ko) 1993-12-17 1993-12-17 반도체 장치 및 그의 제조방법
KR9328221 1993-12-17

Publications (2)

Publication Number Publication Date
DE4444686A1 DE4444686A1 (de) 1995-06-22
DE4444686B4 true DE4444686B4 (de) 2009-07-02

Family

ID=19371426

Family Applications (1)

Application Number Title Priority Date Filing Date
DE4444686A Expired - Lifetime DE4444686B4 (de) 1993-12-17 1994-12-15 Halbleiterbauelement mit MOS-Transistor und Verfahren zu seiner Herstellung

Country Status (6)

Country Link
US (2) US5484739A (enExample)
JP (1) JP3741154B2 (enExample)
KR (1) KR0138352B1 (enExample)
DE (1) DE4444686B4 (enExample)
GB (2) GB2285173B (enExample)
TW (1) TW257888B (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5654213A (en) * 1995-10-03 1997-08-05 Integrated Device Technology, Inc. Method for fabricating a CMOS device
US5986314A (en) * 1997-10-08 1999-11-16 Texas Instruments Incorporated Depletion mode MOS capacitor with patterned Vt implants
JP3554483B2 (ja) * 1998-04-22 2004-08-18 シャープ株式会社 Ｃｍｏｓ型固体撮像装置
US7019672B2 (en) * 1998-12-24 2006-03-28 Synaptics (Uk) Limited Position sensor
KR100328810B1 (ko) * 1999-07-08 2002-03-14 윤종용 반도체 장치를 위한 콘택 구조 및 제조 방법
WO2002103622A2 (en) 2001-05-21 2002-12-27 Synaptics (Uk) Limited Position sensor
GB2403017A (en) 2002-03-05 2004-12-22 Synaptics Position sensor
AU2003232360A1 (en) 2002-06-05 2003-12-22 Synaptics (Uk) Limited Signal transfer method and apparatus
KR20040072446A (ko) * 2003-02-12 2004-08-18 삼성전자주식회사 반도체 기판의 가장자리 상의 금속막을 선택적으로제거하는 방법
GB0317370D0 (en) 2003-07-24 2003-08-27 Synaptics Uk Ltd Magnetic calibration array
GB0319945D0 (en) 2003-08-26 2003-09-24 Synaptics Uk Ltd Inductive sensing system
JP2008084901A (ja) * 2006-09-26 2008-04-10 Nec Electronics Corp 半導体装置およびその製造方法
EP2145158B1 (en) 2007-05-10 2018-03-07 Cambridge Integrated Circuits Limited Transducer
US8038484B2 (en) 2007-12-11 2011-10-18 Tyco Healthcare Group Lp ECG electrode connector
USD737979S1 (en) 2008-12-09 2015-09-01 Covidien Lp ECG electrode connector
GB2488389C (en) 2010-12-24 2018-08-22 Cambridge Integrated Circuits Ltd Position sensing transducer
DK2734106T3 (da) 2011-07-22 2020-01-06 Kpr Us Llc Ekg-elektrodekonnektor
GB2503006B (en) 2012-06-13 2017-08-09 Cambridge Integrated Circuits Ltd Position sensing transducer
US9408546B2 (en) 2013-03-15 2016-08-09 Covidien Lp Radiolucent ECG electrode system
WO2014149548A1 (en) 2013-03-15 2014-09-25 Covidien Lp Electrode connector with a conductive member
USD771818S1 (en) 2013-03-15 2016-11-15 Covidien Lp ECG electrode connector

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0279462A (ja) * 1988-09-14 1990-03-20 Toshiba Corp 半導体記憶装置
US4937645A (en) * 1987-03-16 1990-06-26 Hitachi, Ltd. Semiconductor device and a method of manufacturing the same
US5232874A (en) * 1992-06-22 1993-08-03 Micron Technology, Inc. Method for producing a semiconductor wafer having shallow and deep buried contacts

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56115525A (en) * 1980-02-18 1981-09-10 Chiyou Lsi Gijutsu Kenkyu Kumiai Manufacture of semiconductor device
JPS5775453A (en) * 1980-10-29 1982-05-12 Fujitsu Ltd Semiconductor device and manufacture thereof
JPS60180169A (ja) * 1984-02-27 1985-09-13 Nec Corp 絶縁ゲ−ト型電界効果半導体装置
KR940006668B1 (ko) * 1984-11-22 1994-07-25 가부시끼가이샤 히다찌세이사꾸쇼 반도체 집적회로 장치의 제조방법
JPH02246369A (ja) * 1989-03-20 1990-10-02 Fujitsu Ltd 半導体装置
GB2233492A (en) * 1989-06-16 1991-01-09 Philips Nv A method of manufacturing a semiconductor bimos device
US5237187A (en) * 1990-11-30 1993-08-17 Hitachi, Ltd. Semiconductor memory circuit device and method for fabricating same
US5128272A (en) * 1991-06-18 1992-07-07 National Semiconductor Corporation Self-aligned planar monolithic integrated circuit vertical transistor process
JP2966647B2 (ja) * 1992-06-15 1999-10-25 三菱電機株式会社 半導体装置およびその製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4937645A (en) * 1987-03-16 1990-06-26 Hitachi, Ltd. Semiconductor device and a method of manufacturing the same
JPH0279462A (ja) * 1988-09-14 1990-03-20 Toshiba Corp 半導体記憶装置
US5232874A (en) * 1992-06-22 1993-08-03 Micron Technology, Inc. Method for producing a semiconductor wafer having shallow and deep buried contacts

Also Published As

Publication number Publication date
US5484739A (en) 1996-01-16
GB2315159B (en) 1998-05-13
KR950021547A (ko) 1995-07-26
KR0138352B1 (ko) 1998-04-28
US5818091A (en) 1998-10-06
JP3741154B2 (ja) 2006-02-01
GB2285173B (en) 1998-05-06
GB9425338D0 (en) 1995-02-15
GB2285173A (en) 1995-06-28
GB2315159A (en) 1998-01-21
JPH07202015A (ja) 1995-08-04
DE4444686A1 (de) 1995-06-22
TW257888B (enExample) 1995-09-21
GB9720688D0 (en) 1997-11-26

Similar Documents

Publication Publication Date Title
DE4444686B4 (de) Halbleiterbauelement mit MOS-Transistor und Verfahren zu seiner Herstellung
DE4223272C2 (de) Halbleitervorrichtung mit einer Wannenstruktur und Verfahren zu deren Herstellung
DE4136406B4 (de) Verfahren zur Herstellung einer CMOS-Halbleitereinrichtung
DE4233236C2 (de) Halbleitereinrichtung mit einem Wannenbereich für einen MOS-Transistor und Herstellungsverfahren dafür
DE2212049C2 (de) Verfahren zur Herstellung einer Halbleiteranordnung und Verfahren zur Herstellung eines Transistors
DE4123436C2 (de) Halbleitervorrichtung mit einem BiCMOS-Element und zugehöriges Herstellungsverfahren
DE4332074C2 (de) Halbleiterspeichereinrichtung und Verfahren zu ihrer Herstellung
DE4028488C2 (de) Verfahren zur Herstellung einer Halbleiterspeichervorrichtung
DE19531629C1 (de) Verfahren zur Herstellung einer EEPROM-Halbleiterstruktur
DE10331541A1 (de) Halbleiterbaugruppe und Herstellungsverfahren dafür
DE4007582C2 (de) Verfahren zum Herstellen von mindestens zwei Kontakten in einem Halbleiterbauelement
DE19520958C2 (de) Halbleitervorrichtung mit Wannenbereichen und Verfahren zur Herstellung der Halbleitervorrichtung
DE3930016C2 (de) Halbleitervorrichtung und Verfahren zur Herstellung einer Halbleitervorrichtung
DE4038114C2 (de) Verfahren zum Herstellen eines Halbleiterspeichers
DE3709708A1 (de) Feldeffekttransistor mit gering dotierter drainanordnung und verfahren zur herstellung desselben
DE2921010A1 (de) Verfahren zur herstellung von sowie strukturen fuer vlsi-schaltungen mit hoher dichte
EP0764982B1 (de) Verfahren zur Herstellung einer integrierten CMOS-Schaltung
DE19618866B4 (de) Verfahren zur Herstellung einer Bauelementisolation in einem Halbleiterbauelement
DE3932445C2 (de) Komplementäre Halbleitereinrichtung mit einem verbesserten Isolationsbereich
EP0596975B1 (de) Kompakte halbleiterspeicheranordnung und verfahren zu deren herstellung
DE69623440T2 (de) Verfahren zur herstellung von transistoren in einem peripheren schaltkreis
DE3851419T2 (de) MOS-Transistor mit erhöhtem Isolationsvermögen.
DE4411851A1 (de) Halbleitervorrichtung mit Grabenisolationsstruktur und Herstellungsverfahren dafür
DE3714338A1 (de) Verfahren zur herstellung einer halbleiterspeicheranordnung
DE68924582T2 (de) Halbleiterspeicher mit erhöhter Zellkapazität auf beschränkter Zellfläche.

Legal Events

Date Code Title Description
8128 New person/name/address of the agent

Representative=s name: PATENTANWAELTE RUFF, WILHELM, BEIER, DAUSTER & PAR

8110 Request for examination paragraph 44
8364 No opposition during term of opposition
R071 Expiry of right
R071 Expiry of right