DE3580330D1 - Dynamisches ram in mos-technologie und verfahren zu seiner herstellung. - Google Patents
Dynamisches ram in mos-technologie und verfahren zu seiner herstellung.Info
- Publication number
- DE3580330D1 DE3580330D1 DE8585302356T DE3580330T DE3580330D1 DE 3580330 D1 DE3580330 D1 DE 3580330D1 DE 8585302356 T DE8585302356 T DE 8585302356T DE 3580330 T DE3580330 T DE 3580330T DE 3580330 D1 DE3580330 D1 DE 3580330D1
- Authority
- DE
- Germany
- Prior art keywords
- production
- dynamic ram
- mos technology
- mos
- technology
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors having potential barriers
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
- H01L29/945—Trench capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/911—Light sensitive array adapted to be scanned by electron beam, e.g. vidicon device
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/92—Conductor layers on different levels connected in parallel, e.g. to reduce resistance
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59190002A JPH0793365B2 (ja) | 1984-09-11 | 1984-09-11 | 半導体記憶装置およびその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3580330D1 true DE3580330D1 (de) | 1990-12-06 |
Family
ID=16250744
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8585302356T Expired - Lifetime DE3580330D1 (de) | 1984-09-11 | 1985-04-03 | Dynamisches ram in mos-technologie und verfahren zu seiner herstellung. |
Country Status (4)
Country | Link |
---|---|
US (1) | US4630088A (de) |
EP (1) | EP0175433B1 (de) |
JP (1) | JPH0793365B2 (de) |
DE (1) | DE3580330D1 (de) |
Families Citing this family (87)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4985373A (en) * | 1982-04-23 | 1991-01-15 | At&T Bell Laboratories | Multiple insulating layer for two-level interconnected metallization in semiconductor integrated circuit structures |
USRE33261E (en) * | 1984-07-03 | 1990-07-10 | Texas Instruments, Incorporated | Trench capacitor for high density dynamic RAM |
US4786953A (en) * | 1984-07-16 | 1988-11-22 | Nippon Telegraph & Telephone | Vertical MOSFET and method of manufacturing the same |
US5208657A (en) * | 1984-08-31 | 1993-05-04 | Texas Instruments Incorporated | DRAM Cell with trench capacitor and vertical channel in substrate |
US4824793A (en) * | 1984-09-27 | 1989-04-25 | Texas Instruments Incorporated | Method of making DRAM cell with trench capacitor |
US4914739A (en) * | 1984-10-31 | 1990-04-03 | Texas Instruments, Incorporated | Structure for contacting devices in three dimensional circuitry |
US5102817A (en) * | 1985-03-21 | 1992-04-07 | Texas Instruments Incorporated | Vertical DRAM cell and method |
JPH0682800B2 (ja) * | 1985-04-16 | 1994-10-19 | 株式会社東芝 | 半導体記憶装置 |
US5164917A (en) * | 1985-06-26 | 1992-11-17 | Texas Instruments Incorporated | Vertical one-transistor DRAM with enhanced capacitance and process for fabricating |
US5034785A (en) * | 1986-03-24 | 1991-07-23 | Siliconix Incorporated | Planar vertical channel DMOS structure |
JPS6334955A (ja) * | 1986-07-29 | 1988-02-15 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
US4829017A (en) * | 1986-09-25 | 1989-05-09 | Texas Instruments Incorporated | Method for lubricating a high capacity dram cell |
US5124764A (en) * | 1986-10-21 | 1992-06-23 | Texas Instruments Incorporated | Symmetric vertical MOS transistor with improved high voltage operation |
JPS63114248A (ja) * | 1986-10-31 | 1988-05-19 | Texas Instr Japan Ltd | 半導体集積回路装置 |
JPH0795568B2 (ja) * | 1987-04-27 | 1995-10-11 | 日本電気株式会社 | 半導体記憶装置 |
US5109259A (en) * | 1987-09-22 | 1992-04-28 | Texas Instruments Incorporated | Multiple DRAM cells in a trench |
US4949138A (en) * | 1987-10-27 | 1990-08-14 | Texas Instruments Incorporated | Semiconductor integrated circuit device |
JPH01125858A (ja) * | 1987-11-10 | 1989-05-18 | Fujitsu Ltd | 半導体装置およびその製造方法 |
JP2606857B2 (ja) * | 1987-12-10 | 1997-05-07 | 株式会社日立製作所 | 半導体記憶装置の製造方法 |
JP2655859B2 (ja) * | 1988-02-03 | 1997-09-24 | 株式会社日立製作所 | 半導体記憶装置 |
EP0333426B1 (de) * | 1988-03-15 | 1996-07-10 | Kabushiki Kaisha Toshiba | Dynamischer RAM |
US4958206A (en) * | 1988-06-28 | 1990-09-18 | Texas Instruments Incorporated | Diffused bit line trench capacitor dram cell |
US5225363A (en) * | 1988-06-28 | 1993-07-06 | Texas Instruments Incorporated | Trench capacitor DRAM cell and method of manufacture |
US5105245A (en) * | 1988-06-28 | 1992-04-14 | Texas Instruments Incorporated | Trench capacitor DRAM cell with diffused bit lines adjacent to a trench |
US4927779A (en) * | 1988-08-10 | 1990-05-22 | International Business Machines Corporation | Complementary metal-oxide-semiconductor transistor and one-capacitor dynamic-random-access memory cell and fabrication process therefor |
US5258635A (en) * | 1988-09-06 | 1993-11-02 | Kabushiki Kaisha Toshiba | MOS-type semiconductor integrated circuit device |
US4920065A (en) * | 1988-10-31 | 1990-04-24 | International Business Machines Corporation | Method of making ultra dense dram cells |
US5192704A (en) * | 1989-06-30 | 1993-03-09 | Texas Instruments Incorporated | Method and apparatus for a filament channel pass gate ferroelectric capacitor memory cell |
US5136534A (en) * | 1989-06-30 | 1992-08-04 | Texas Instruments Incorporated | Method and apparatus for a filament channel pass gate ferroelectric capacitor memory cell |
US5276343A (en) * | 1990-04-21 | 1994-01-04 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a bit line constituted by a semiconductor layer |
JPH0775247B2 (ja) * | 1990-05-28 | 1995-08-09 | 株式会社東芝 | 半導体記憶装置 |
US5036020A (en) * | 1990-08-31 | 1991-07-30 | Texas Instrument Incorporated | Method of fabricating microelectronic device incorporating capacitor having lowered topographical profile |
US5087581A (en) * | 1990-10-31 | 1992-02-11 | Texas Instruments Incorporated | Method of forming vertical FET device with low gate to source overlap capacitance |
US5073519A (en) * | 1990-10-31 | 1991-12-17 | Texas Instruments Incorporated | Method of fabricating a vertical FET device with low gate to drain overlap capacitance |
JP2601022B2 (ja) * | 1990-11-30 | 1997-04-16 | 日本電気株式会社 | 半導体装置の製造方法 |
KR940006679B1 (ko) * | 1991-09-26 | 1994-07-25 | 현대전자산업 주식회사 | 수직형 트랜지스터를 갖는 dram셀 및 그 제조방법 |
US5158901A (en) * | 1991-09-30 | 1992-10-27 | Motorola, Inc. | Field effect transistor having control and current electrodes positioned at a planar elevated surface and method of formation |
US5214301A (en) * | 1991-09-30 | 1993-05-25 | Motorola, Inc. | Field effect transistor having control and current electrodes positioned at a planar elevated surface |
JP3405553B2 (ja) * | 1991-12-06 | 2003-05-12 | 株式会社東芝 | 半導体装置及びその製造方法 |
JP3311070B2 (ja) * | 1993-03-15 | 2002-08-05 | 株式会社東芝 | 半導体装置 |
JPH06268173A (ja) * | 1993-03-15 | 1994-09-22 | Toshiba Corp | 半導体記憶装置 |
DE4447730B4 (de) * | 1993-03-15 | 2006-05-18 | Kabushiki Kaisha Toshiba, Kawasaki | Halbleiteranordnung mit Grabentypelementtrennbereich und Transistorstruktur |
DE4327132C2 (de) * | 1993-08-12 | 1997-01-23 | Siemens Ag | Dünnfilmtransistor und Verfahren zu dessen Herstellung |
KR0147584B1 (ko) * | 1994-03-17 | 1998-08-01 | 윤종용 | 매몰 비트라인 셀의 제조방법 |
JP3745392B2 (ja) | 1994-05-26 | 2006-02-15 | 株式会社ルネサステクノロジ | 半導体装置 |
DE19519160C1 (de) * | 1995-05-24 | 1996-09-12 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
DE19519159C2 (de) * | 1995-05-24 | 1998-07-09 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
JPH0982918A (ja) | 1995-09-19 | 1997-03-28 | Toshiba Corp | 半導体記憶装置およびその製造方法 |
US6389582B1 (en) * | 1995-12-21 | 2002-05-14 | John Valainis | Thermal driven placement |
US5929476A (en) * | 1996-06-21 | 1999-07-27 | Prall; Kirk | Semiconductor-on-insulator transistor and memory circuitry employing semiconductor-on-insulator transistors |
DE19720193C2 (de) * | 1997-05-14 | 2002-10-17 | Infineon Technologies Ag | Integrierte Schaltungsanordnung mit mindestens zwei vertikalen MOS-Transistoren und Verfahren zu deren Herstellung |
US6337497B1 (en) * | 1997-05-16 | 2002-01-08 | International Business Machines Corporation | Common source transistor capacitor stack |
US6072209A (en) * | 1997-07-08 | 2000-06-06 | Micro Technology, Inc. | Four F2 folded bit line DRAM cell structure having buried bit and word lines |
US6150687A (en) | 1997-07-08 | 2000-11-21 | Micron Technology, Inc. | Memory cell having a vertical transistor with buried source/drain and dual gates |
EP0899790A3 (de) | 1997-08-27 | 2006-02-08 | Infineon Technologies AG | DRAM-Zellanordnung und Verfahren zu deren Herstellung |
US6066869A (en) | 1997-10-06 | 2000-05-23 | Micron Technology, Inc. | Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor |
US6528837B2 (en) * | 1997-10-06 | 2003-03-04 | Micron Technology, Inc. | Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor |
TW406406B (en) | 1998-01-12 | 2000-09-21 | Siemens Ag | DRAM-cells arrangement and its production method |
US6025225A (en) | 1998-01-22 | 2000-02-15 | Micron Technology, Inc. | Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same |
US5963469A (en) | 1998-02-24 | 1999-10-05 | Micron Technology, Inc. | Vertical bipolar read access for low voltage memory cell |
US6124729A (en) * | 1998-02-27 | 2000-09-26 | Micron Technology, Inc. | Field programmable logic arrays with vertical transistors |
US5991225A (en) * | 1998-02-27 | 1999-11-23 | Micron Technology, Inc. | Programmable memory address decode array with vertical transistors |
DE19811882A1 (de) * | 1998-03-18 | 1999-09-23 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
EP0945901A1 (de) | 1998-03-23 | 1999-09-29 | Siemens Aktiengesellschaft | DRAM-Zellenanordnung mit vertikalen Transistoren und Verfahren zu deren Herstellung |
DE19813169A1 (de) * | 1998-03-25 | 1999-10-07 | Siemens Ag | Halbleiterspeicher mit streifenförmiger Zellplatte |
US5949700A (en) * | 1998-05-26 | 1999-09-07 | International Business Machines Corporation | Five square vertical dynamic random access memory cell |
US6225158B1 (en) | 1998-05-28 | 2001-05-01 | International Business Machines Corporation | Trench storage dynamic random access memory cell with vertical transfer device |
US6107133A (en) * | 1998-05-28 | 2000-08-22 | International Business Machines Corporation | Method for making a five square vertical DRAM cell |
US6208164B1 (en) | 1998-08-04 | 2001-03-27 | Micron Technology, Inc. | Programmable logic array with vertical transistors |
CN1152425C (zh) | 1998-09-25 | 2004-06-02 | 印芬龙科技股份有限公司 | 制作具有垂直的mos晶体管的集成电路的方法 |
DE19914490C1 (de) * | 1999-03-30 | 2000-07-06 | Siemens Ag | Speicherzellenanordnung und Verfahren zu deren Herstellung |
TW461096B (en) | 1999-05-13 | 2001-10-21 | Hitachi Ltd | Semiconductor memory |
US6500744B2 (en) | 1999-09-02 | 2002-12-31 | Micron Technology, Inc. | Methods of forming DRAM assemblies, transistor devices, and openings in substrates |
US6603168B1 (en) * | 2000-04-20 | 2003-08-05 | Agere Systems Inc. | Vertical DRAM device with channel access transistor and stacked storage capacitor and associated method |
DE10024876A1 (de) * | 2000-05-16 | 2001-11-29 | Infineon Technologies Ag | Vertikaler Transistor |
DE10131627B4 (de) * | 2001-06-29 | 2006-08-10 | Infineon Technologies Ag | Verfahren zum Herstellen einer Halbleiterspeichereinrichtung |
DE10306281B4 (de) * | 2003-02-14 | 2007-02-15 | Infineon Technologies Ag | Anordnung und Verfahren zur Herstellung von vertikalen Transistorzellen und transistorgesteuerten Speicherzellen |
DE102004063025B4 (de) * | 2004-07-27 | 2010-07-29 | Hynix Semiconductor Inc., Icheon | Speicherbauelement und Verfahren zur Herstellung desselben |
JP4898226B2 (ja) * | 2006-01-10 | 2012-03-14 | セイコーインスツル株式会社 | 縦形mosトランジスタの製造方法 |
JP2008282459A (ja) * | 2007-05-08 | 2008-11-20 | Elpida Memory Inc | 半導体記憶装置 |
US9443844B2 (en) | 2011-05-10 | 2016-09-13 | Semiconductor Energy Laboratory Co., Ltd. | Gain cell semiconductor memory device and driving method thereof |
US9105506B2 (en) * | 2011-06-21 | 2015-08-11 | Etron Technology, Inc. | Dynamic memory structure |
US9190466B2 (en) * | 2013-12-27 | 2015-11-17 | International Business Machines Corporation | Independent gate vertical FinFET structure |
WO2015125204A1 (ja) * | 2014-02-18 | 2015-08-27 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | 半導体装置の製造方法、及び、半導体装置 |
US9425788B1 (en) | 2015-03-18 | 2016-08-23 | Infineon Technologies Austria Ag | Current sensors and methods of improving accuracy thereof |
KR20180066746A (ko) | 2016-12-09 | 2018-06-19 | 삼성전자주식회사 | 반도체 소자 및 그 제조 방법 |
CN112908994B (zh) * | 2021-01-28 | 2023-05-26 | 长鑫存储技术有限公司 | 半导体结构 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4003036A (en) * | 1975-10-23 | 1977-01-11 | American Micro-Systems, Inc. | Single IGFET memory cell with buried storage element |
GB1602361A (en) * | 1977-02-21 | 1981-11-11 | Zaidan Hojin Handotai Kenkyu | Semiconductor memory devices |
US4353082A (en) * | 1977-07-29 | 1982-10-05 | Texas Instruments Incorporated | Buried sense line V-groove MOS random access memory |
DE2738008A1 (de) * | 1977-08-23 | 1979-03-01 | Siemens Ag | Verfahren zum herstellen einer eintransistor-speicherzelle |
JPS6034819B2 (ja) * | 1978-02-14 | 1985-08-10 | 工業技術院長 | 記憶装置 |
DE2909820A1 (de) * | 1979-03-13 | 1980-09-18 | Siemens Ag | Halbleiterspeicher mit eintransistorzellen in v-mos-technologie |
US4462040A (en) * | 1979-05-07 | 1984-07-24 | International Business Machines Corporation | Single electrode U-MOSFET random access memory |
US4252579A (en) * | 1979-05-07 | 1981-02-24 | International Business Machines Corporation | Method for making single electrode U-MOSFET random access memory utilizing reactive ion etching and polycrystalline deposition |
JPS5832789B2 (ja) * | 1980-07-18 | 1983-07-15 | 富士通株式会社 | 半導体メモリ |
US4491936A (en) * | 1982-02-08 | 1985-01-01 | Mostek Corporation | Dynamic random access memory cell with increased signal margin |
-
1984
- 1984-09-11 JP JP59190002A patent/JPH0793365B2/ja not_active Expired - Fee Related
-
1985
- 1985-04-03 DE DE8585302356T patent/DE3580330D1/de not_active Expired - Lifetime
- 1985-04-03 US US06/719,450 patent/US4630088A/en not_active Expired - Lifetime
- 1985-04-03 EP EP85302356A patent/EP0175433B1/de not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6167953A (ja) | 1986-04-08 |
EP0175433B1 (de) | 1990-10-31 |
EP0175433A3 (en) | 1986-12-30 |
JPH0793365B2 (ja) | 1995-10-09 |
EP0175433A2 (de) | 1986-03-26 |
US4630088A (en) | 1986-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3580330D1 (de) | Dynamisches ram in mos-technologie und verfahren zu seiner herstellung. | |
DE3682021D1 (de) | Polysilizium-mos-transistor und verfahren zu seiner herstellung. | |
DE3584540D1 (de) | Poroeser metallkoerper und verfahren zu seiner herstellung. | |
DE3766878D1 (de) | Prothesenteil sowie verfahren zu seiner herstellung. | |
DE3585069D1 (de) | Biologisch degradierbare form und verfahren zu deren herstellung. | |
DE3785901D1 (de) | Festes elektrochemisches element und verfahren zu seiner herstellung. | |
DE3577251D1 (de) | Verschlossener bleiakkumulator und verfahren zu seiner herstellung. | |
DE68907057T2 (de) | Nährstoffzusammensetzung und verfahren zu deren herstellung. | |
DE3584036D1 (de) | Nahrungsmittel und verfahren zu deren herstellung sowie vorbereitung zum konsum. | |
DE3580206D1 (de) | Bipolarer transistor und verfahren zu seiner herstellung. | |
DE3581187D1 (de) | Metallhydridspeicher und verfahren zu seiner herstellung. | |
ATE35271T1 (de) | Csf und verfahren zu seiner herstellung. | |
DE3684085D1 (de) | Reinigungsmittelzusammensetzung und verfahren zu deren herstellung. | |
DE3867724D1 (de) | Modifiziertes feinpulveriges polytetrafluoraethylen und verfahren zu seiner herstellung. | |
DE3579367D1 (de) | Halbleiterphotodetektor und verfahren zu seiner herstellung. | |
DE3684654D1 (de) | Elektrochemisches element und verfahren zu seiner herstellung. | |
DE3579765D1 (de) | Strukturelles betonteil und verfahren zu seiner herstellung. | |
DE3670911D1 (de) | Elektrochemisches geraet und verfahren zu seiner herstellung. | |
DE3676655D1 (de) | Verbundwerkstoff und verfahren zu seiner herstellung. | |
DE3578270D1 (de) | Feldeffekt-transistor-anordnung und verfahren zu deren herstellung. | |
DE3585731D1 (de) | Dram-zelle und verfahren. | |
DE3484460D1 (de) | Lebende polymerisate und verfahren zu deren herstellung. | |
DE3679698D1 (de) | Mos-kondensator und verfahren zu seiner herstellung. | |
DE3585136D1 (de) | Dram-zelle und verfahren. | |
ATA309084A (de) | Gleitlager und verfahren zu seiner herstellung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8320 | Willingness to grant licences declared (paragraph 23) |