DE3543937A1 - Halbleitervorrichtung - Google Patents

Halbleitervorrichtung

Info

Publication number
DE3543937A1
DE3543937A1 DE19853543937 DE3543937A DE3543937A1 DE 3543937 A1 DE3543937 A1 DE 3543937A1 DE 19853543937 DE19853543937 DE 19853543937 DE 3543937 A DE3543937 A DE 3543937A DE 3543937 A1 DE3543937 A1 DE 3543937A1
Authority
DE
Germany
Prior art keywords
insulating layer
semiconductor substrate
layer
trench
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19853543937
Other languages
German (de)
English (en)
Other versions
DE3543937C2 (US06826419-20041130-M00005.png
Inventor
Shizuo Yokohama Kanagawa Sawada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of DE3543937A1 publication Critical patent/DE3543937A1/de
Application granted granted Critical
Publication of DE3543937C2 publication Critical patent/DE3543937C2/de
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/763Polycrystalline semiconductor regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • H01L29/945Trench capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/038Making the capacitor or connections thereto the capacitor being in a trench in the substrate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/37DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
DE19853543937 1984-12-12 1985-12-12 Halbleitervorrichtung Granted DE3543937A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59262207A JPS61140168A (ja) 1984-12-12 1984-12-12 半導体記憶装置

Publications (2)

Publication Number Publication Date
DE3543937A1 true DE3543937A1 (de) 1986-06-12
DE3543937C2 DE3543937C2 (US06826419-20041130-M00005.png) 1989-05-24

Family

ID=17372561

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19853543937 Granted DE3543937A1 (de) 1984-12-12 1985-12-12 Halbleitervorrichtung

Country Status (3)

Country Link
JP (1) JPS61140168A (US06826419-20041130-M00005.png)
KR (1) KR900000635B1 (US06826419-20041130-M00005.png)
DE (1) DE3543937A1 (US06826419-20041130-M00005.png)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0223616A2 (en) * 1985-11-20 1987-05-27 Kabushiki Kaisha Toshiba Semiconductor memory device and manufacturing method
EP0294840A2 (en) * 1987-06-12 1988-12-14 Nec Corporation Semiconductor memory device
DE3920646A1 (de) * 1988-08-26 1990-03-08 Mitsubishi Electric Corp Halbleiterspeichereinrichtung
US5300800A (en) * 1991-05-07 1994-04-05 International Business Machines Corporation Low leakage substrate plate DRAM cell
WO2002061806A2 (en) * 2001-01-29 2002-08-08 Monolithic System Technology, Inc. Dram cell having a capacitor structure fabricated partially in a cavity and method for operating same
US6570206B1 (en) * 2000-03-29 2003-05-27 Hitachi, Ltd. Semiconductor device
US6677633B2 (en) 2002-09-24 2004-01-13 Hitachi, Ltd. Semiconductor device
US6784048B2 (en) 1998-08-14 2004-08-31 Monolithic Systems Technology, Inc. Method of fabricating a DRAM cell having a thin dielectric access transistor and a thick dielectric storage
DE102004043858A1 (de) * 2004-09-10 2006-03-16 Infineon Technologies Ag Verfahren zur Herstellung einer Speicherzelle, einer Speicherzellenanordnung und Speicherzellenanordnung
US7323379B2 (en) 2005-02-03 2008-01-29 Mosys, Inc. Fabrication process for increased capacitance in an embedded DRAM memory

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61184861A (ja) * 1985-02-12 1986-08-18 Matsushita Electronics Corp 半導体装置
JP2767104B2 (ja) * 1987-03-30 1998-06-18 三菱電機株式会社 半導体装置の製造方法
JPH05175452A (ja) * 1991-12-25 1993-07-13 Mitsubishi Electric Corp 半導体記憶装置およびその製造方法
US7538371B2 (en) 2005-09-01 2009-05-26 United Microelectronics Corp. CMOS image sensor integrated with 1-T SRAM and fabrication method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4017885A (en) * 1973-10-25 1977-04-12 Texas Instruments Incorporated Large value capacitor
DE3414057A1 (de) * 1983-04-15 1984-10-18 Hitachi Ltd Halbleiter-speichervorrichtung und verfahren zu deren herstellung

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4017885A (en) * 1973-10-25 1977-04-12 Texas Instruments Incorporated Large value capacitor
DE3414057A1 (de) * 1983-04-15 1984-10-18 Hitachi Ltd Halbleiter-speichervorrichtung und verfahren zu deren herstellung

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0223616A3 (en) * 1985-11-20 1989-06-07 Kabushiki Kaisha Toshiba Semiconductor memory device and manufacturing method
EP0223616A2 (en) * 1985-11-20 1987-05-27 Kabushiki Kaisha Toshiba Semiconductor memory device and manufacturing method
EP0294840A2 (en) * 1987-06-12 1988-12-14 Nec Corporation Semiconductor memory device
EP0294840A3 (en) * 1987-06-12 1989-11-29 Nec Corporation Semiconductor memory device
DE3920646A1 (de) * 1988-08-26 1990-03-08 Mitsubishi Electric Corp Halbleiterspeichereinrichtung
US5300800A (en) * 1991-05-07 1994-04-05 International Business Machines Corporation Low leakage substrate plate DRAM cell
US6744676B2 (en) 1998-08-14 2004-06-01 Monolithic System Technology, Inc. DRAM cell having a capacitor structure fabricated partially in a cavity and method for operating same
US6784048B2 (en) 1998-08-14 2004-08-31 Monolithic Systems Technology, Inc. Method of fabricating a DRAM cell having a thin dielectric access transistor and a thick dielectric storage
US6570206B1 (en) * 2000-03-29 2003-05-27 Hitachi, Ltd. Semiconductor device
WO2002061806A2 (en) * 2001-01-29 2002-08-08 Monolithic System Technology, Inc. Dram cell having a capacitor structure fabricated partially in a cavity and method for operating same
WO2002061806A3 (en) * 2001-01-29 2003-09-18 Monolithic System Tech Inc Dram cell having a capacitor structure fabricated partially in a cavity and method for operating same
US6677633B2 (en) 2002-09-24 2004-01-13 Hitachi, Ltd. Semiconductor device
DE102004043858A1 (de) * 2004-09-10 2006-03-16 Infineon Technologies Ag Verfahren zur Herstellung einer Speicherzelle, einer Speicherzellenanordnung und Speicherzellenanordnung
US7323379B2 (en) 2005-02-03 2008-01-29 Mosys, Inc. Fabrication process for increased capacitance in an embedded DRAM memory

Also Published As

Publication number Publication date
JPS61140168A (ja) 1986-06-27
KR900000635B1 (ko) 1990-02-01
KR860005447A (ko) 1986-07-23
DE3543937C2 (US06826419-20041130-M00005.png) 1989-05-24

Similar Documents

Publication Publication Date Title
DE3916228C2 (de) Halbleiterspeichervorrichtung mit Stapelkondensatorzellenstruktur und Verfahren zu ihrer Herstellung
DE3029125C2 (de) Halbleiterspeicher
DE3525418A1 (de) Halbleiterspeichereinrichtung und verfahren zu ihrer herstellung
DE4236821A1 (US06826419-20041130-M00005.png)
DE4028488A1 (de) Halbleiterspeichervorrichtung und verfahren zu ihrer herstellung
DE4341698B4 (de) Halbleiterbauelement mit einem Speicherkondensator und Verfahren zu dessen Herstellung
DE19705001A1 (de) Dynamischer Speicher mit wahlfreiem Zugriff ohne Kondensator und Verfahren zum Herstellen eines derartigen Speichers
DE3842474A1 (de) Stapelkondensator-dram und verfahren zur herstellung derselben
DE3785317T2 (de) Matrix hoher Packungsdichte aus dynamischen VMOS RAM.
DE3910033A1 (de) Halbleiterspeicher und verfahren zu dessen herstellung
DE3543937A1 (de) Halbleitervorrichtung
DE4018412A1 (de) Verfahren zur herstellung von faltkondensatoren in einem halbleiter und dadurch gefertigte faltkondensatoren
DE4038114A1 (de) Halbleiterspeicher und verfahren zu seiner herstellung
DE4444686A1 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung
DE4203565C2 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE4303059A1 (US06826419-20041130-M00005.png)
DE3140268A1 (de) Halbleiteranordnung mit mindestens einem feldeffekttransistor und verfahren zu ihrer herstellung
DE2703871C2 (de) Halbleiterspeicher mit wenigstens einem V-MOS-Transistor
DE10022696A1 (de) Herstellungsverfahren einer Halbleitereinrichtung und Halbleitereinrichtung
DE3927176C2 (US06826419-20041130-M00005.png)
EP0021218B1 (de) Dynamische Halbleiter-Speicherzelle und Verfahren zu ihrer Herstellung
DE3915594C2 (de) Kondensator, insbesondere für integrierte Halbleiterschaltungen
DE4407532A1 (de) Halbleiter-Speicherzelle und Verfahren zum Bilden derselben
DE3145101A1 (de) Verfahren zur herstellung eines halbleiterspeichers und durch anwendung eines derartigen verfahrens hergestellter halbleiterspeicher
EP0596975B1 (de) Kompakte halbleiterspeicheranordnung und verfahren zu deren herstellung

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)