DE2633714C2 - Integrierte Halbleiter-Schaltungsanordnung mit einem bipolaren Transistor und Verfahren zu ihrer Herstellung - Google Patents

Integrierte Halbleiter-Schaltungsanordnung mit einem bipolaren Transistor und Verfahren zu ihrer Herstellung

Info

Publication number
DE2633714C2
DE2633714C2 DE2633714A DE2633714A DE2633714C2 DE 2633714 C2 DE2633714 C2 DE 2633714C2 DE 2633714 A DE2633714 A DE 2633714A DE 2633714 A DE2633714 A DE 2633714A DE 2633714 C2 DE2633714 C2 DE 2633714C2
Authority
DE
Germany
Prior art keywords
zone
collector
layer
base
emitter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2633714A
Other languages
German (de)
English (en)
Other versions
DE2633714A1 (de
Inventor
Tetsushi Tachikawa Tokio/Tokyo Sakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Inc
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Publication of DE2633714A1 publication Critical patent/DE2633714A1/de
Application granted granted Critical
Publication of DE2633714C2 publication Critical patent/DE2633714C2/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44—Conductive materials thereof
    • H10W20/4451—Semiconductor materials, e.g. polysilicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
    • H10D64/0113—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors the conductive layers comprising highly doped semiconductor materials, e.g. polysilicon layers or amorphous silicon layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/14—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase
    • H10P32/1408—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase from or through or into an external applied layer, e.g. photoresist or nitride layers
    • H10P32/1414—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase from or through or into an external applied layer, e.g. photoresist or nitride layers the applied layer being silicon, silicide or SIPOS, e.g. polysilicon or porous silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/17—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material
    • H10P32/171—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material being group IV material

Landscapes

  • Bipolar Transistors (AREA)
  • Formation Of Insulating Films (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Weting (AREA)
DE2633714A 1975-07-28 1976-07-27 Integrierte Halbleiter-Schaltungsanordnung mit einem bipolaren Transistor und Verfahren zu ihrer Herstellung Expired DE2633714C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50091090A JPS5215262A (en) 1975-07-28 1975-07-28 Semiconductor device and its manufacturing method

Publications (2)

Publication Number Publication Date
DE2633714A1 DE2633714A1 (de) 1977-02-03
DE2633714C2 true DE2633714C2 (de) 1984-12-06

Family

ID=14016812

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2633714A Expired DE2633714C2 (de) 1975-07-28 1976-07-27 Integrierte Halbleiter-Schaltungsanordnung mit einem bipolaren Transistor und Verfahren zu ihrer Herstellung

Country Status (7)

Country Link
US (1) US4128845A (OSRAM)
JP (1) JPS5215262A (OSRAM)
CA (1) CA1042559A (OSRAM)
DE (1) DE2633714C2 (OSRAM)
FR (1) FR2319978A1 (OSRAM)
GB (1) GB1514370A (OSRAM)
NL (1) NL180264C (OSRAM)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5351985A (en) * 1976-10-22 1978-05-11 Hitachi Ltd Semiconductor wiring constitution
NL7703941A (nl) * 1977-04-12 1978-10-16 Philips Nv Werkwijze ter vervaardiging van een halfgelei- derinrichting en inrichting, vervaardigd door toepassing van de werkwijze.
US4160991A (en) * 1977-10-25 1979-07-10 International Business Machines Corporation High performance bipolar device and method for making same
US4190466A (en) * 1977-12-22 1980-02-26 International Business Machines Corporation Method for making a bipolar transistor structure utilizing self-passivating diffusion sources
NL190710C (nl) * 1978-02-10 1994-07-01 Nec Corp Geintegreerde halfgeleiderketen.
US4236122A (en) * 1978-04-26 1980-11-25 Bell Telephone Laboratories, Incorporated Mesa devices fabricated on channeled substrates
JPS577959A (en) * 1980-06-19 1982-01-16 Toshiba Corp Semiconductor device
US4446613A (en) * 1981-10-19 1984-05-08 Intel Corporation Integrated circuit resistor and method of fabrication
JPS6080267A (ja) * 1983-10-07 1985-05-08 Toshiba Corp 半導体集積回路装置の製造方法
JPH0719838B2 (ja) * 1985-07-19 1995-03-06 松下電器産業株式会社 半導体装置およびその製造方法
US4922318A (en) * 1985-09-18 1990-05-01 Advanced Micro Devices, Inc. Bipolar and MOS devices fabricated on same integrated circuit substrate
US4883772A (en) * 1986-09-11 1989-11-28 National Semiconductor Corporation Process for making a self-aligned silicide shunt
US4904980A (en) * 1988-08-19 1990-02-27 Westinghouse Electric Corp. Refractory resistors with etch stop for superconductor integrated circuits
US6060375A (en) * 1996-07-31 2000-05-09 Lsi Logic Corporation Process for forming re-entrant geometry for gate electrode of integrated circuit structure
US5895960A (en) * 1996-09-03 1999-04-20 Lucent Technologies Inc. Thin oxide mask level defined resistor
US7208361B2 (en) * 2004-03-24 2007-04-24 Intel Corporation Replacement gate process for making a semiconductor device that includes a metal gate electrode

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1154201B (de) * 1960-06-28 1963-09-12 Intermetall Verfahren zur gleichzeitigen Kontaktierung von zahlreichen Halbleiterbauelementen
US3519901A (en) * 1968-01-29 1970-07-07 Texas Instruments Inc Bi-layer insulation structure including polycrystalline semiconductor material for integrated circuit isolation
US3756877A (en) * 1970-10-05 1973-09-04 Tokyo Shibaura Electric Co By dielectric material method for manufacturing a semiconductor integrated circuit isolated
US3738880A (en) * 1971-06-23 1973-06-12 Rca Corp Method of making a semiconductor device
US3780359A (en) * 1971-12-20 1973-12-18 Ibm Bipolar transistor with a heterojunction emitter and a method fabricating the same
US3860836A (en) * 1972-12-01 1975-01-14 Honeywell Inc Stabilization of emitter followers
JPS5513426B2 (OSRAM) * 1974-06-18 1980-04-09

Also Published As

Publication number Publication date
FR2319978B1 (OSRAM) 1978-12-15
JPS5215262A (en) 1977-02-04
NL180264C (nl) 1987-01-16
FR2319978A1 (fr) 1977-02-25
GB1514370A (en) 1978-06-14
DE2633714A1 (de) 1977-02-03
NL180264B (nl) 1986-08-18
CA1042559A (en) 1978-11-14
US4128845A (en) 1978-12-05
NL7608309A (nl) 1977-02-01

Similar Documents

Publication Publication Date Title
DE2745857C2 (OSRAM)
DE1589810C3 (de) Passiviertes Halbleiterbauelement und Verfahren zu seiner Herstellung
DE2618445C2 (de) Verfahren zum Herstellen eines bipolaren Transistors
DE2615754C2 (OSRAM)
DE2928923C2 (OSRAM)
DE2229457A1 (de) Verfahren zur herstellung eines halbleiterbauelementes
DE2449012C2 (de) Verfahren zur Herstellung von dielektrisch isolierten Halbleiterbereichen
DE3024084A1 (de) Verfahren zur herstellung von halbleiterbauelementen
DE2641752B2 (de) Verfahren zur Herstellung eines Feldeffekttransistors
DE2517690A1 (de) Verfahren zum herstellen eines halbleiterbauteils
DE2365056A1 (de) Verfahren zur herstellung von halbleitereinrichtungen unter oertlicher oxidation einer silicium-oberflaeche
DE2633714A1 (de) Integrierter halbleiter-baustein sowie verfahren zu seiner herstellung
DE2133976B2 (de) Monolithisch integrierte Halbleiteranordnung
DE2617482A1 (de) Verfahren zur dielektrischen isolation integrierter halbleiteranordnungen
EP0028786B1 (de) Ionenimplantationsverfahren
DE2219696C3 (de) Verfarhen zum Herstellen einer monolithisch integrierten Halbleiteranordnung
DE2752335B2 (de) Verfahren zur Herstellung eines Sperrschicht-Feldeffekttransistors mit einem vertikalen Kanal
DE2930780C2 (de) Verfahren zur Herstellung eines VMOS-Transistors
DE1564136C3 (de) Verfahren zum Herstellen von Halbleiterbauelementen
DE69025916T2 (de) Herstellungsverfahren für eine halbleitervorrichtung
DE2425756C2 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE1514656A1 (de) Verfahren zum Herstellen von Halbleiterkoerpern
DE2532608A1 (de) Monolithisch integrierte schaltung und planardiffusionsverfahren zur herstellung
DE2657822C2 (OSRAM)
DE1927645A1 (de) Verfahren zur Herstellung eines Halbleiterelements

Legal Events

Date Code Title Description
D2 Grant after examination
8363 Opposition against the patent
8327 Change in the person/name/address of the patent owner

Owner name: NIPPON TELEGRAPH AND TELEPHONE CORP., TOKIO/TOKYO,

8328 Change in the person/name/address of the agent

Free format text: WENZEL, H., DIPL.-ING., 2000 HAMBURG KALKOFF, H., DIPL.-ING. WREDE, H., DIPL.-ING., PAT.-ANW., 5810WITTEN

8365 Fully valid after opposition proceedings