CN1318208A - 具有栅电极和场板电极的横向薄膜绝缘体上硅器件 - Google Patents

具有栅电极和场板电极的横向薄膜绝缘体上硅器件 Download PDF

Info

Publication number
CN1318208A
CN1318208A CN00801247A CN00801247A CN1318208A CN 1318208 A CN1318208 A CN 1318208A CN 00801247 A CN00801247 A CN 00801247A CN 00801247 A CN00801247 A CN 00801247A CN 1318208 A CN1318208 A CN 1318208A
Authority
CN
China
Prior art keywords
lateral
soi
region
insulator
gate electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN00801247A
Other languages
English (en)
Other versions
CN1175496C (zh
Inventor
M·辛普森
T·莱塔维克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of CN1318208A publication Critical patent/CN1318208A/zh
Application granted granted Critical
Publication of CN1175496C publication Critical patent/CN1175496C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66681Lateral DMOS transistors, i.e. LDMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/66772Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816Lateral DMOS transistors, i.e. LDMOS transistors
    • H01L29/7824Lateral DMOS transistors, i.e. LDMOS transistors with a substrate comprising an insulating layer, e.g. SOI-LDMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H01L29/78624Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile the source and the drain regions being asymmetrical
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642Isolation within the component, i.e. internal isolation
    • H01L29/0649Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • H01L29/404Multiple field plate structures

Abstract

横向薄膜绝缘体上硅(SOI)器件包括半导体衬底,在衬底上的埋层绝缘层,以及埋层绝缘层之上的SOI层中的晶体管,形成在与第一导电类型相反的第二导电类型的体区内并具有第一导电类型的源区。设置与体区邻接的第一导电类型的横向漂移区,以及设置有通过漂移区与体区横向分开的第一导电类型的漏区。栅电极设置在部分体区之上,操作期间在体区中形成沟道区,并且栅电极延伸超过与体区邻接的部分漂移区,至少通过绝缘区使体区和漂移区基本绝缘。为了提高击穿特性,介电层是设置至少在部分绝缘区和栅电极之上,以及场板电极是设置至少在部分介电层之上,介电层是直接与绝缘区接触,通过场板电极与横向晶体管器件的电极相连。

Description

具有栅电极和场板电极的横向 薄膜绝缘体上硅        器件
本发明属于绝缘体上半导体(SOI)器件领域,尤其是涉及适用于高压应用的横向SOI器件。
制造高压功率器件中,一般要对如击穿电压、体积、“ON”阻抗和工艺简单性以及可靠性等方面进行权衡和综合考虑。常常改善一种参数,如击穿电压,将导致另一个参数的退化,如“ON”阻抗。理想地,这种器件具有最小的操作和制造缺点,在各个方面都具有优越的特性。
横向薄膜SOI器件的一个突出优点的形状包括半导体衬底,在衬底上的埋层绝缘层,和在埋层绝缘层上的SOI层中的横向晶体管器件,该横向晶体管器件,如MOSFET,包括在埋层绝缘层上的半导体表面层、和具有形成在与第一导电类型相反的第二导电类型体区中的第一导电类型的源区、至少在体区的沟道区上的完全绝缘并与体区绝缘的栅电极、第一导电类型的横向漂移区、和通过漂移区与沟道区横向分离的第一导电类型的漏区。
图1中示出的这种类型的器件相关于美国专利US5,246,870(说明方法)和US5,412,241(说明器件),作为共知的已有申请,在此将直接引用。前述专利图1示出的器件是具有各种特性的横向SOI MOSFET器件,如具有线性横向掺杂区和覆盖其上的场板的薄SOI层,从而提高操作。一般来说,这种器件是n沟道或NMOS晶体管、具有n型源区和漏区,利用常规的例如NMOS技术制造。
为了提高SOI功率器件的高电压和大电流性能参数,更先进的技术已在序列号为No.08/998,048的美国专利申请中说明,此申请是CIP,申请日是1997年12月24日,作为共知的已有申请,在此将直接引用。然而为了改进SOI器件的性能,另一种技术是形成混合器件,这种器件将器件结构的多种类型结合成单一结构。因此,例如申请日为1998年7月24日序列号为No.09/122,407的美国专利申请,作为共知的已有申请,在此将直接的引用,公开了包括相同结构的横向DMOS晶体管和LIGB晶体管的SOI器件。
因此,为了提高功率半导体器件的性能,显然采用了许多的技术和方法,在不断的努力以获得例如击穿电压、尺寸、电流输运能力和制造简单性这些参数的近乎最佳的结合。当所有的上述结构在器件性能方面提供了改善的不同标准时,没有任何一种器件或结构能完全使对于高电压、大电流操作的所有设计要求达到最佳。
因此,在高电压、大电流环境下具有高性能的晶体管器件结构是需要的,在该器件的操作参数中,特别是击穿电压,需要进一步的优化。
因而本发明的一个目的是提供在高电压、大电流环境下具有高性能的晶体管器件结构。本发明的进一步目的是提供一种操作参数如击穿电压提高的晶体管器件结构。
根据本发明,这些目的是通过前面所述类型的横向薄膜SOI器件结构获得的,在该器件中,介质层至少设置在绝缘区和栅电极的一部分上,场板电极至少设置在与绝缘区直接接触的介质层的一部分上,场板电极与横向晶体管器件的电极连接。
在本发明的优选实施例中,介质层加上绝缘区的总厚度(即总的“顶”绝缘厚度)大约等于埋层绝缘层的厚度。典型地,介质层加上绝缘区的总厚度,以及埋层绝缘的厚度,每个至少在2微米以上,最好至少是大约3微米。
在本发明的进一步优选实施例中,栅电极延伸超过横向漂移区的大约一半,并且场板电极与横向晶体管的栅电极或源电极之一连接。
根据本发明可以获得这样的横向薄膜SOI器件,其在良好性能特性的结合方面取得了显著的改善,使器件适合于高电压、大电流环境,特别是高击穿电压。
本发明的各个方面将参照对以下实施例的描述阐述清楚。
本发明可以参照以下的描述完全被理解,并结合相应的附图阅读,在附图中:
图1示出现有技术中横向薄膜SOI器件的简明剖面图;
图2示出根据本发明的优选实施例的横向薄膜SOI器件的简明剖面图;以及
图3示出根据本发明的横向薄膜SOI器件的进一步的优选实施例的简明剖面图。
在附图中,具有相同导电类型的半导体区通常在剖面图中采用同一方向的阴影线示出,并且应理解图形未按比例画出。
在图1的简明剖面图中,横向薄膜器件,此处为SOI MOS晶体管20,包括半导体衬底22、埋层绝缘层24、和在其中制作器件的半导体表面SOI层26。MOS晶体管包括一种导电类型的源区28、相反导电类型的第二体区30、第一导电类型的横向漂移区32和同样为第一导电类型的漏区34。构成了通过栅电极36基本的简化器件结构,可以看出通过氧化绝缘区38,栅电极36完全与下层的半导体表面层26绝缘,虽然应认识到对于JFET的器件,在器件的其它绝缘栅电极和下层的半导体栅极区之间将形成电连接。本发明的范围内,MOS晶体管作为本发明的起点可以有不同的性能提高的特点,例如有台阶的氧化区38A、38B,形成场板部分36A、36B的延伸栅电极结构,和薄横向漂移区部分32A,都在前述的现有技术中有详细说明,或其它所需性能提高的特点,并未脱离本发明的精神和范围。此外,MOS晶体管20同样可以包括与源区28接触的表面接触区40,源区28位于体区30中,具有与体区相同的导电类型但是更高地掺杂。图1的现有技术结构完全通过介质层42,在该介质层之上设置有金属接触层44,此处示出通过介质层42中的孔与栅电极36接触,栅电极典型为多晶硅。应注意的是在现有技术的器件中,金属接触层44位于整个栅电极36之上,因而金属接触层44不能作为相对于器件的基底部分的场板电极。
应当理解由图中示出简化的有代表性的器件描绘典型的器件结构,但在本发明的范围内使用的器件的几何尺寸和结构可以在宽范围内不同,此外,本发明可以并具有在本领域中公知的不同的基底结构的高电压薄层SOI器件的各种不同类型,例如LDMOS晶体管、LIGB晶体管和JEFT器件。
虽然之前已描述的与图1相关的现有技术的结构一般具有好的操作特性,但在最大可以获得的击穿电压比率方面仍然有限。这是因为可最大获得击穿电压是依据SOI层的厚度以及埋层绝缘层和覆盖其上或“顶”绝缘区两者的厚度。由于通常的击穿电压范围在大约600-700伏,埋层绝缘层将具有大约为2-3微米的厚度,为了最佳性能,该厚度将通过大致相同厚度的上(场氧化)绝缘区平衡。然而,假如仍然需要较高的击穿电压,需要SOI层的厚度必须降低或者绝缘区的厚度必须增加。因为降低SOI层的厚度将严重降低器件的on态特性,因此作为进一步改善击穿电压的实践,要求绝缘区的厚度增加。
虽然成本限制、制造困难以及热考虑,目前限制了实际厚度达到大约这个数值,但是利用公知的技术可完成将埋层绝缘层的厚度增加到大约4-5微米。为了最佳性能,埋层绝缘层的厚度应当通过顶绝缘区例如沿着SOI层的任何横向位置平衡或匹配,绝缘材料(介质层加上顶绝缘区,以下将讨论)的总厚度将导致在SOI层的表面出现垂直的电场,该电场大约等于或小于在相邻埋层绝缘层的SOI层的底部的垂直电场。利用用于各种绝缘和介质层的常规材料,作为以下讨论,将得到一种结构,该结构中介质层和顶绝缘区的总厚度大约等于埋层绝缘层的厚度。然而,因为顶绝缘区是通过热氧化产生的,所以对于这一层可以获得的厚度的实际上限大约为2微米。这是因为控制热氧化的化学工艺的固有的物理局限性。由于氧化厚度增加,达到削弱转折(diminishing returns)点,以至增加氧化时间和/或温度氧化厚度不在出现显著地增加。这种现象就是公知的Deal-Grove氧化率定律,也是众所周知的现有技术中的那些常规技术。因此,为了获得较厚的顶绝缘区,必须采用一些其它技术。
图2示出的器件结构中,正如以下所述,通过器件上表面结构的变化,在器件的相关部分中,主要是指漂移区的漏侧区之上的那部分,获得此较厚的顶绝缘区。将在以下描述。
图2示出的器件中,在图l中形成场板的延伸栅电极结构的部分36A、36B在横向短,在漂移区32的中心部分之上终止,因此栅电极延伸超过漂移区的大约一半,而不像图1中那样延伸超过了漂移区的大部分。介质层42设置在栅电极和顶绝缘区的目前暴露部分之上,即在氧化区38B。介质层42可以是有利于淀积的介质,例如TEOS(原硅酸四乙脂)或氮化硅。
参照图1现有技术的结构,在图2的结构中,栅电极金属接触层44不防碍栅电极36的缩短,而进一步横向延伸到右边如图2所示超过栅电极36的横向端部,并下降到在漂移区32的右手侧之上的顶绝缘区38的右手侧之上的介质层42上。栅电极金属接触层44的此延伸部分,图2中标明为44A,适于形成场板电极,该场板电极提高器件的高电压性能。
依据本发明,介质层42的准备有两个因素的考虑。首先,它为栅电极36提供上绝缘层,如现有技术中一样,其次,它适于增加场板电极部分44A和下基底漂移区32之间绝缘材料的总厚度。这样就依次允许基底埋层绝缘层24制得更厚,提供在漂移区之上的绝缘材料的总厚度使其大约等于漂移区之下的绝缘材料的厚度,由此在现有技术不能实现的方式下,为高压操作优化器件结构。场板是通过栅电极36的延伸部分36A形成,延伸部分延伸超过漂移区的大部分,延伸距离通过热氧化的厚度单独地确定。由于该热氧化限定在它的最大可获得厚度,如上面提及,最有利的物理结构,称作较厚的埋层绝缘层和具有总厚度大约等于埋层绝缘层的厚度的上绝缘区,将不能获得。
同时应认识到许多不同的结构和选择落在本发明的范围内是可以预期的,埋层绝缘层的厚度以及介质层和绝缘区的总厚度每个应至少在2微米之上,并且优选为至少大约3微米。利用目前可利用的技术,并考虑到实际因素例如成本限制、制造困难、和热处理的考虑,每个都采用现有技术,上下漂移区的整个绝缘厚度能增加到大约4-5微米,虽然应清楚地认识到本发明并不限定此厚度。还应认识到由于绝缘区38,在其最厚部分38B,不仅可以形成大约2微米的厚度,为了获得用于某特定应用的所需的上绝缘层的总厚度,上绝缘区的所需总厚度的保留部分将从介质层42形成。
本发明的另一个应用在图3的简明剖面图中示出。因为图3所示的器件结构的较低部分完全与图2所示的器件结构的那一部分相同,由相同的附图标记标明相同的元件,器件的这部分将不在此进行详细的描述。图3的结构与图2中所示的不同之处在于,场板电极44而并非栅电极36,场板电极44不仅延伸到右边(44A)而且延伸到左边(44B)并穿过基底层中的孔往下延伸到SOI层26从与源区28和表面接触区40接触。这种结构具有降低结构的Miller电容的附加优点,并且应注意到在这种结构中,栅电极和场板电极电独立,在图1的现有技术结构中不能获得,由于场板是栅电极的整体延伸因此不能形成电独立。
在上述的方法中,本发明提供一种在高电压、大电流环境下具有高性能并且提高操作参数特别是击穿电压的晶体管器件结构。
在参照几个优选实施例己对本发明进行了详细的展示和描述的同时,还应当理解,通过本领域的普通技术,在形式和细节上进行的各种变化并未脱离本发明的精神和范围。在本申请中,应理解前述器件的词“一种”或者“一个”并不排除多个元件的情况,并且词“包含”并不排除存在不同于说明书和权利要求中的其它元件和步骤的情况。

Claims (11)

1.一种横向薄膜绝缘体上硅(SOI)器件包含半导体衬底(22),在所述衬底上的埋层绝缘层(24),和在所述埋层绝缘层上的SOI层(26)中的横向晶体管器件并具有第一导电类型的源区(28)、该源区形成在与第一导电类型相反的第二导电类型的体区(30)内、所述第一导电类型的横向漂移区(32)与所述体区邻接、所述第一导电类型的漏区(34)通过所述横向漂移区与所述体区横向分离,以及所述体区的一部分上的栅电极(36),操作期间在体区中形成的沟道区、并且该沟道区在与所述体区邻接的所述横向漂移区的一部分之上延伸,所述栅电极通过绝缘区(38,38A)至少与所述体区和漂移区完全绝缘,进一步包含在所述绝缘区和所述栅电极的至少一部分之上的绝缘层(42),以及在所述介质层的至少一部分之上的场板电极(44,44A)、所述介质层直接与所述绝缘区接触,所述场板电极与所述横向晶体管器件的电极(36,28)连接。
2.如权利要求1所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:所述介质层和所述绝缘区的总厚度大约等于所述埋层绝缘层的厚度。
3.如权利要求2所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:每个所述总厚度和所述厚度至少在大约2微米之上。
4.如权利要求2所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:所述栅电极延伸超过所述横向漂移区的大约一半。
5.如权利要求2所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:所述场板电极(44)与所述横向晶体管器件的栅电极(36,36A)连接。
6.如权利要求2所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:所述场板电极(44)与所述横向晶体管器件的源电极(28)连接。
7.如权利要求2所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:所述栅电极由多晶硅组成,所述场板电极由金属组成,所述绝缘区由热氧化组成以及所述介质层由淀积的介质组成。
8.如权利要求2所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:所述的横向晶体管器件由LDMOS组成。
9.如权利要求2所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:所述的横向晶体管器件由LIGB组成。
10.如权利要求2所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:所述的横向晶体管器件由JFET组成。
11.如权利要求1所述的横向薄膜绝缘体上硅(SOI)器件,其特征在于:所述介质层和所述绝缘区的总厚度以及所述埋层绝缘层的厚度可以选择以至,在沿着SOI层的任意横向位置,在SOI层的表面的垂直电场将大约等于或小于与埋层绝缘层邻接的SOI层的底部的垂直电场。
CNB008012474A 1999-06-30 2000-06-27 具有栅电极和场板电极的横向薄膜绝缘体上硅(soi)器件 Expired - Fee Related CN1175496C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/343912 1999-06-30
US09/343,912 US6346451B1 (en) 1997-12-24 1999-06-30 Laterial thin-film silicon-on-insulator (SOI) device having a gate electrode and a field plate electrode

Publications (2)

Publication Number Publication Date
CN1318208A true CN1318208A (zh) 2001-10-17
CN1175496C CN1175496C (zh) 2004-11-10

Family

ID=23348219

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB008012474A Expired - Fee Related CN1175496C (zh) 1999-06-30 2000-06-27 具有栅电极和场板电极的横向薄膜绝缘体上硅(soi)器件

Country Status (7)

Country Link
US (1) US6346451B1 (zh)
EP (1) EP1118125A1 (zh)
JP (1) JP2003504854A (zh)
KR (1) KR100719301B1 (zh)
CN (1) CN1175496C (zh)
TW (1) TW478015B (zh)
WO (1) WO2001003201A1 (zh)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101217162B (zh) * 2008-01-04 2010-06-16 东南大学 高压n型金属氧化物半导体管及其制备方法
WO2012003657A1 (zh) * 2010-07-06 2012-01-12 中国科学院上海微系统与信息技术研究所 Soi高压功率器件的制备方法
CN103035727A (zh) * 2012-11-09 2013-04-10 上海华虹Nec电子有限公司 Rfldmos器件及制造方法
CN105097903A (zh) * 2009-11-09 2015-11-25 苏州博创集成电路设计有限公司 绝缘体上硅的横向n型绝缘栅双极晶体管
CN105097925A (zh) * 2014-05-22 2015-11-25 上海北京大学微电子研究院 一种新型功率器件结构

Families Citing this family (84)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6310378B1 (en) * 1997-12-24 2001-10-30 Philips Electronics North American Corporation High voltage thin film transistor with improved on-state characteristics and method for making same
WO2003038905A2 (en) * 2001-11-01 2003-05-08 Koninklijke Philips Electronics N.V. Lateral soi field-effect transistor
JP2005507564A (ja) * 2001-11-01 2005-03-17 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 薄膜ラテラルsoiパワーデバイス
US20030107050A1 (en) * 2001-12-10 2003-06-12 Koninklijke Philips Electronics N.V. High frequency high voltage silicon-on-insulator device with mask variable inversion channel and method for forming the same
ATE445254T1 (de) 2003-05-06 2009-10-15 Enecsys Ltd Stromversorgungsschaltungen
US8067855B2 (en) * 2003-05-06 2011-11-29 Enecsys Limited Power supply circuits
US7501669B2 (en) * 2003-09-09 2009-03-10 Cree, Inc. Wide bandgap transistor devices with field plates
DE102004005948B4 (de) * 2004-02-02 2009-04-02 Atmel Germany Gmbh MOS-Transistor und Verfahren zur Herstellung einer MOS-Transistorstruktur
US7573078B2 (en) * 2004-05-11 2009-08-11 Cree, Inc. Wide bandgap transistors with multiple field plates
US7550783B2 (en) * 2004-05-11 2009-06-23 Cree, Inc. Wide bandgap HEMTs with source connected field plates
US9773877B2 (en) * 2004-05-13 2017-09-26 Cree, Inc. Wide bandgap field effect transistors with source connected field plates
WO2006048689A2 (en) * 2004-11-08 2006-05-11 Encesys Limited Integrated circuits and power supplies
JP2006245548A (ja) 2005-02-01 2006-09-14 Toshiba Corp 半導体装置
US11791385B2 (en) * 2005-03-11 2023-10-17 Wolfspeed, Inc. Wide bandgap transistors with gate-source field plates
US11881814B2 (en) 2005-12-05 2024-01-23 Solaredge Technologies Ltd. Testing of a photovoltaic panel
US10693415B2 (en) 2007-12-05 2020-06-23 Solaredge Technologies Ltd. Testing of a photovoltaic panel
US8530355B2 (en) * 2005-12-23 2013-09-10 Infineon Technologies Ag Mixed orientation semiconductor device and method
US7592211B2 (en) * 2006-01-17 2009-09-22 Cree, Inc. Methods of fabricating transistors including supported gate electrodes
US7709269B2 (en) 2006-01-17 2010-05-04 Cree, Inc. Methods of fabricating transistors including dielectrically-supported gate electrodes
US8823057B2 (en) 2006-11-06 2014-09-02 Cree, Inc. Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
JP5105160B2 (ja) * 2006-11-13 2012-12-19 クリー インコーポレイテッド トランジスタ
US7692263B2 (en) 2006-11-21 2010-04-06 Cree, Inc. High voltage GaN transistors
US11735910B2 (en) 2006-12-06 2023-08-22 Solaredge Technologies Ltd. Distributed power system using direct current power sources
US8384243B2 (en) 2007-12-04 2013-02-26 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US8473250B2 (en) 2006-12-06 2013-06-25 Solaredge, Ltd. Monitoring of distributed power harvesting systems using DC power sources
US11855231B2 (en) 2006-12-06 2023-12-26 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US8816535B2 (en) 2007-10-10 2014-08-26 Solaredge Technologies, Ltd. System and method for protection during inverter shutdown in distributed power installations
US8013472B2 (en) 2006-12-06 2011-09-06 Solaredge, Ltd. Method for distributed power harvesting using DC power sources
US9112379B2 (en) 2006-12-06 2015-08-18 Solaredge Technologies Ltd. Pairing of components in a direct current distributed power generation system
US8319483B2 (en) 2007-08-06 2012-11-27 Solaredge Technologies Ltd. Digital average input current control in power converter
US11728768B2 (en) 2006-12-06 2023-08-15 Solaredge Technologies Ltd. Pairing of components in a direct current distributed power generation system
US9088178B2 (en) 2006-12-06 2015-07-21 Solaredge Technologies Ltd Distributed power harvesting systems using DC power sources
US11569659B2 (en) 2006-12-06 2023-01-31 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US11687112B2 (en) 2006-12-06 2023-06-27 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US11296650B2 (en) 2006-12-06 2022-04-05 Solaredge Technologies Ltd. System and method for protection during inverter shutdown in distributed power installations
US11888387B2 (en) 2006-12-06 2024-01-30 Solaredge Technologies Ltd. Safety mechanisms, wake up and shutdown methods in distributed power installations
US8947194B2 (en) 2009-05-26 2015-02-03 Solaredge Technologies Ltd. Theft detection and prevention in a power generation system
US8963369B2 (en) 2007-12-04 2015-02-24 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US9130401B2 (en) 2006-12-06 2015-09-08 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US11309832B2 (en) 2006-12-06 2022-04-19 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US8618692B2 (en) 2007-12-04 2013-12-31 Solaredge Technologies Ltd. Distributed power system using direct current power sources
US8319471B2 (en) 2006-12-06 2012-11-27 Solaredge, Ltd. Battery power delivery module
EP2232690B1 (en) 2007-12-05 2016-08-31 Solaredge Technologies Ltd. Parallel connected inverters
US9291696B2 (en) 2007-12-05 2016-03-22 Solaredge Technologies Ltd. Photovoltaic system power tracking method
US11264947B2 (en) 2007-12-05 2022-03-01 Solaredge Technologies Ltd. Testing of a photovoltaic panel
CN101933209B (zh) 2007-12-05 2015-10-21 太阳能安吉有限公司 分布式电力装置中的安全机构、醒来和关闭方法
US8049523B2 (en) 2007-12-05 2011-11-01 Solaredge Technologies Ltd. Current sensing on a MOSFET
WO2009118682A2 (en) 2008-03-24 2009-10-01 Solaredge Technolgies Ltd. Zero current switching
WO2009136358A1 (en) 2008-05-05 2009-11-12 Solaredge Technologies Ltd. Direct current power combiner
DE102008051245B4 (de) 2008-10-10 2015-04-02 Austriamicrosystems Ag Hochvolttransistor mit hoher Stromtragfähigkeit und Verfahren zur Herstellung
US20100117153A1 (en) * 2008-11-07 2010-05-13 Honeywell International Inc. High voltage soi cmos device and method of manufacture
JP5769915B2 (ja) * 2009-04-24 2015-08-26 ルネサスエレクトロニクス株式会社 半導体装置
US8274129B2 (en) * 2009-10-23 2012-09-25 National Semiconductor Corporation Power transistor with improved high-side operating characteristics and reduced resistance and related apparatus and method
CN101901830B (zh) * 2009-11-09 2012-02-22 苏州博创集成电路设计有限公司 绝缘体上硅的正反导通横向绝缘栅双极晶体管
GB2485527B (en) 2010-11-09 2012-12-19 Solaredge Technologies Ltd Arc detection and prevention in a power generation system
US10673229B2 (en) 2010-11-09 2020-06-02 Solaredge Technologies Ltd. Arc detection and prevention in a power generation system
US10673222B2 (en) 2010-11-09 2020-06-02 Solaredge Technologies Ltd. Arc detection and prevention in a power generation system
US10230310B2 (en) 2016-04-05 2019-03-12 Solaredge Technologies Ltd Safety switch for photovoltaic systems
GB2486408A (en) 2010-12-09 2012-06-20 Solaredge Technologies Ltd Disconnection of a string carrying direct current
GB2483317B (en) 2011-01-12 2012-08-22 Solaredge Technologies Ltd Serially connected inverters
US9450074B1 (en) * 2011-07-29 2016-09-20 Maxim Integrated Products, Inc. LDMOS with field plate connected to gate
US8570005B2 (en) 2011-09-12 2013-10-29 Solaredge Technologies Ltd. Direct current link circuit
GB2498365A (en) 2012-01-11 2013-07-17 Solaredge Technologies Ltd Photovoltaic module
GB2498790A (en) 2012-01-30 2013-07-31 Solaredge Technologies Ltd Maximising power in a photovoltaic distributed power system
US9853565B2 (en) 2012-01-30 2017-12-26 Solaredge Technologies Ltd. Maximized power in a photovoltaic distributed power system
GB2498791A (en) 2012-01-30 2013-07-31 Solaredge Technologies Ltd Photovoltaic panel circuitry
GB2499991A (en) 2012-03-05 2013-09-11 Solaredge Technologies Ltd DC link circuit for photovoltaic array
US10115841B2 (en) 2012-06-04 2018-10-30 Solaredge Technologies Ltd. Integrated photovoltaic panel circuitry
US8686505B2 (en) * 2012-07-27 2014-04-01 Infineon Technologies Dresden Gmbh Lateral semiconductor device and manufacturing method therefor
US9941813B2 (en) 2013-03-14 2018-04-10 Solaredge Technologies Ltd. High frequency multi-level inverter
US9548619B2 (en) 2013-03-14 2017-01-17 Solaredge Technologies Ltd. Method and apparatus for storing and depleting energy
EP3506370B1 (en) 2013-03-15 2023-12-20 Solaredge Technologies Ltd. Bypass mechanism
CN103325835B (zh) * 2013-05-28 2015-10-21 电子科技大学 一种具有结型场板的soi功率ldmos器件
CN103268890B (zh) * 2013-05-28 2015-08-19 电子科技大学 一种具有结型场板的功率ldmos器件
US9679981B2 (en) 2013-06-09 2017-06-13 Cree, Inc. Cascode structures for GaN HEMTs
US9755059B2 (en) 2013-06-09 2017-09-05 Cree, Inc. Cascode structures with GaN cap layers
US9847411B2 (en) 2013-06-09 2017-12-19 Cree, Inc. Recessed field plate transistor structures
US9570437B2 (en) 2014-01-09 2017-02-14 Nxp B.V. Semiconductor die, integrated circuits and driver circuits, and methods of maufacturing the same
US9318974B2 (en) 2014-03-26 2016-04-19 Solaredge Technologies Ltd. Multi-level inverter with flying capacitor topology
CN105489481B (zh) * 2016-01-13 2018-08-03 成都芯源系统有限公司 一种阶梯型厚栅氧化层的制作方法
US20170207177A1 (en) * 2016-01-18 2017-07-20 Silanna Asia Pte Ltd. Quasi-Lateral Diffusion Transistor with Diagonal Current Flow Direction
US11018623B2 (en) 2016-04-05 2021-05-25 Solaredge Technologies Ltd. Safety switch for photovoltaic systems
US11177663B2 (en) 2016-04-05 2021-11-16 Solaredge Technologies Ltd. Chain of power devices
CN111092123A (zh) * 2019-12-10 2020-05-01 杰华特微电子(杭州)有限公司 横向双扩散晶体管及其制造方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8103218A (nl) * 1981-07-06 1983-02-01 Philips Nv Veldeffekttransistor met geisoleerde stuurelektrode.
US4394182A (en) 1981-10-14 1983-07-19 Rockwell International Corporation Microelectronic shadow masking process for reducing punchthrough
US5438220A (en) 1987-02-26 1995-08-01 Kabushiki Kaisha Toshiba High breakdown voltage semiconductor device
US5528397A (en) 1991-12-03 1996-06-18 Kopin Corporation Single crystal silicon transistors for display panels
US5246870A (en) 1991-02-01 1993-09-21 North American Philips Corporation Method for making an improved high voltage thin film transistor having a linear doping profile
US5362979A (en) 1991-02-01 1994-11-08 Philips Electronics North America Corporation SOI transistor with improved source-high performance
JP3207615B2 (ja) * 1992-06-24 2001-09-10 株式会社東芝 半導体装置
CN1052568C (zh) 1992-07-06 2000-05-17 株式会社半导体能源研究所 形成半导体器件的方法
US5705424A (en) 1992-09-11 1998-01-06 Kopin Corporation Process of fabricating active matrix pixel electrodes
TW403972B (en) 1993-01-18 2000-09-01 Semiconductor Energy Lab Method of fabricating mis semiconductor device
US5830787A (en) 1993-03-18 1998-11-03 Lg Semicon Co., Ltd. Method for fabricating a thin film transistor
DE69415987T2 (de) * 1994-11-08 1999-06-24 St Microelectronics Srl Integrierte Anordnung mit einer Struktur zum Schutz gegen hohe elektrische Felder
JPH09191111A (ja) 1995-11-07 1997-07-22 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
TW360982B (en) 1996-01-26 1999-06-11 Matsushita Electric Works Ltd Thin film transistor of silicon-on-insulator type
JP3305961B2 (ja) 1996-09-26 2002-07-24 株式会社東芝 多結晶シリコン薄膜トランジスタの製造方法
JPH10233511A (ja) 1997-02-21 1998-09-02 Toshiba Corp 薄膜トランジスタ装置及び薄膜トランジスタ装置の製造方法並びに液晶表示装置
KR19990006170A (ko) * 1997-06-30 1999-01-25 김영환 수평 바이폴라형 전계 효과 트랜지스터 및 그 제조 방법
WO1999034449A2 (en) 1997-12-24 1999-07-08 Koninklijke Philips Electronics N.V. A high voltage thin film transistor with improved on-state characteristics and method for making same
US5973341A (en) 1998-12-14 1999-10-26 Philips Electronics North America Corporation Lateral thin-film silicon-on-insulator (SOI) JFET device

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101217162B (zh) * 2008-01-04 2010-06-16 东南大学 高压n型金属氧化物半导体管及其制备方法
CN105097903A (zh) * 2009-11-09 2015-11-25 苏州博创集成电路设计有限公司 绝缘体上硅的横向n型绝缘栅双极晶体管
CN105097903B (zh) * 2009-11-09 2020-07-03 苏州博创集成电路设计有限公司 绝缘体上硅的横向n型绝缘栅双极晶体管
WO2012003657A1 (zh) * 2010-07-06 2012-01-12 中国科学院上海微系统与信息技术研究所 Soi高压功率器件的制备方法
CN103035727A (zh) * 2012-11-09 2013-04-10 上海华虹Nec电子有限公司 Rfldmos器件及制造方法
CN103035727B (zh) * 2012-11-09 2015-08-19 上海华虹宏力半导体制造有限公司 Rfldmos器件及制造方法
CN105097925A (zh) * 2014-05-22 2015-11-25 上海北京大学微电子研究院 一种新型功率器件结构

Also Published As

Publication number Publication date
EP1118125A1 (en) 2001-07-25
KR100719301B1 (ko) 2007-05-17
KR20010073010A (ko) 2001-07-31
US6346451B1 (en) 2002-02-12
TW478015B (en) 2002-03-01
JP2003504854A (ja) 2003-02-04
CN1175496C (zh) 2004-11-10
WO2001003201A1 (en) 2001-01-11

Similar Documents

Publication Publication Date Title
CN1175496C (zh) 具有栅电极和场板电极的横向薄膜绝缘体上硅(soi)器件
KR100652449B1 (ko) 횡형 박막 실리콘-온-절연체 jfet 디바이스
KR100714198B1 (ko) 매립게이트를 구비한 모스-게이트된 장치 및 그 형성방법
JP5419913B2 (ja) 多層拡張ドレイン構造を有する高電圧トランジスタを作製する方法
JP5354808B2 (ja) 基板上に高電圧トランジスタを作製する方法
EP1291926A2 (en) High-voltage semiconductor devices
US8188567B2 (en) Semiconductor device and method for manufacturing
US20070126055A1 (en) Trench insulated gate field effect transistor
EP0809864B1 (en) Lateral thin-film soi devices with linearly-grated field oxide and linear doping profile
JP2003031804A (ja) 半導体装置
US6414365B1 (en) Thin-layer silicon-on-insulator (SOI) high-voltage device structure
CN109698196B (zh) 功率半导体器件
JPH1093023A (ja) 半導体装置
EP1040525A2 (en) Silicon-on-insulator (soi) hybrid transistor device structure
EP4053916A1 (en) Power semiconductor device
JP3362384B2 (ja) 半導体装置
JPH09205211A (ja) 半導体装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: NXP CO., LTD.

Free format text: FORMER OWNER: ROYAL PHILIPS ELECTRONICS CO., LTD.

Effective date: 20071026

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20071026

Address after: Holland Ian Deho Finn

Patentee after: Koninkl Philips Electronics NV

Address before: Holland Ian Deho Finn

Patentee before: Koninklike Philips Electronics N. V.

REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1023538

Country of ref document: HK

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20041110

Termination date: 20190627

CF01 Termination of patent right due to non-payment of annual fee