CN1269185C - 半导体晶片及其制造方法 - Google Patents

半导体晶片及其制造方法 Download PDF

Info

Publication number
CN1269185C
CN1269185C CNB028081331A CN02808133A CN1269185C CN 1269185 C CN1269185 C CN 1269185C CN B028081331 A CNB028081331 A CN B028081331A CN 02808133 A CN02808133 A CN 02808133A CN 1269185 C CN1269185 C CN 1269185C
Authority
CN
China
Prior art keywords
wafer
semiconductor wafer
mirror
inclined surface
main surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNB028081331A
Other languages
English (en)
Chinese (zh)
Other versions
CN1502117A (zh
Inventor
栗田英树
中村正志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JX Nippon Mining and Metals Corp
Original Assignee
Nikko Materials Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nikko Materials Co Ltd filed Critical Nikko Materials Co Ltd
Publication of CN1502117A publication Critical patent/CN1502117A/zh
Application granted granted Critical
Publication of CN1269185C publication Critical patent/CN1269185C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/12—Preparing bulk and homogeneous wafers
    • H10P90/128—Preparing bulk and homogeneous wafers by edge treatment, e.g. chamfering
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2907—Materials being Group IIIA-VA materials
    • H10P14/2909—Phosphides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2924—Structures
    • H10P14/2925—Surface structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2926—Crystal orientations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3418—Phosphides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3421—Arsenides

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Recrystallisation Techniques (AREA)
CNB028081331A 2002-01-11 2002-12-17 半导体晶片及其制造方法 Expired - Lifetime CN1269185C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002004124A JP4162892B2 (ja) 2002-01-11 2002-01-11 半導体ウェハおよびその製造方法
JP004124/2002 2002-01-11

Publications (2)

Publication Number Publication Date
CN1502117A CN1502117A (zh) 2004-06-02
CN1269185C true CN1269185C (zh) 2006-08-09

Family

ID=19190960

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB028081331A Expired - Lifetime CN1269185C (zh) 2002-01-11 2002-12-17 半导体晶片及其制造方法

Country Status (8)

Country Link
US (1) US6900522B2 (https=)
EP (1) EP1465242B1 (https=)
JP (1) JP4162892B2 (https=)
KR (1) KR100536932B1 (https=)
CN (1) CN1269185C (https=)
DE (1) DE60217977T2 (https=)
TW (1) TWI291724B (https=)
WO (1) WO2003060965A1 (https=)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3580311B1 (ja) * 2003-03-28 2004-10-20 住友電気工業株式会社 表裏識別した矩形窒化物半導体基板
US20050161808A1 (en) * 2004-01-22 2005-07-28 Anderson Douglas G. Wafer, intermediate wafer assembly and associated method for fabricating a silicon on insulator wafer having an improved edge profile
US8710665B2 (en) * 2008-10-06 2014-04-29 Infineon Technologies Ag Electronic component, a semiconductor wafer and a method for producing an electronic component
US20120028555A1 (en) * 2010-07-30 2012-02-02 Memc Electronic Materials, Inc. Grinding Tool For Trapezoid Grinding Of A Wafer
JP2013008769A (ja) * 2011-06-23 2013-01-10 Sumitomo Electric Ind Ltd 炭化珪素基板の製造方法
TWI473283B (zh) * 2011-09-21 2015-02-11 國立清華大學 晶片
JP6130995B2 (ja) * 2012-02-20 2017-05-17 サンケン電気株式会社 エピタキシャル基板及び半導体装置
JP2015018960A (ja) * 2013-07-11 2015-01-29 三菱電機株式会社 半導体装置の製造方法
JP6045542B2 (ja) * 2014-09-11 2016-12-14 信越半導体株式会社 半導体ウェーハの加工方法、貼り合わせウェーハの製造方法、及びエピタキシャルウェーハの製造方法
US10199216B2 (en) * 2015-12-24 2019-02-05 Infineon Technologies Austria Ag Semiconductor wafer and method
JP6750592B2 (ja) * 2017-08-15 2020-09-02 信越半導体株式会社 シリコンウエーハのエッジ形状の評価方法および評価装置、シリコンウエーハ、ならびにその選別方法および製造方法
JP7067465B2 (ja) * 2018-12-27 2022-05-16 株式会社Sumco 半導体ウェーハの評価方法及び半導体ウェーハの製造方法
JP7549322B2 (ja) * 2020-04-01 2024-09-11 株式会社ノベルクリスタルテクノロジー 半導体基板及びその製造方法
EP4170700A4 (en) * 2021-09-07 2024-01-03 JX Nippon Mining & Metals Corporation INDIUM PHOSPHIDE SUBSTRATE

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS504544B1 (https=) * 1970-12-21 1975-02-20
JPH0624179B2 (ja) * 1989-04-17 1994-03-30 信越半導体株式会社 半導体シリコンウェーハおよびその製造方法
JP2719855B2 (ja) * 1991-05-24 1998-02-25 信越半導体株式会社 ウエーハ外周の鏡面面取り装置
JP3027882B2 (ja) * 1992-07-31 2000-04-04 信越半導体株式会社 ウエーハ面取部研磨装置
JP2825048B2 (ja) * 1992-08-10 1998-11-18 信越半導体株式会社 半導体シリコン基板
JP2827885B2 (ja) * 1994-02-12 1998-11-25 信越半導体株式会社 半導体単結晶基板およびその製造方法
JPH09251934A (ja) * 1996-03-18 1997-09-22 Hitachi Ltd 半導体集積回路装置の製造方法および半導体ウエハ
JP3328193B2 (ja) * 1998-07-08 2002-09-24 信越半導体株式会社 半導体ウエーハの製造方法
JP3516203B2 (ja) * 1999-11-08 2004-04-05 株式会社日鉱マテリアルズ 化合物半導体ウェハ
JP4846915B2 (ja) * 2000-03-29 2011-12-28 信越半導体株式会社 貼り合わせウェーハの製造方法

Also Published As

Publication number Publication date
EP1465242A1 (en) 2004-10-06
JP2003209033A (ja) 2003-07-25
KR100536932B1 (ko) 2005-12-14
DE60217977D1 (de) 2007-03-22
US6900522B2 (en) 2005-05-31
TW200301931A (en) 2003-07-16
WO2003060965A1 (en) 2003-07-24
EP1465242B1 (en) 2007-01-31
US20040113236A1 (en) 2004-06-17
JP4162892B2 (ja) 2008-10-08
EP1465242A4 (en) 2005-08-17
CN1502117A (zh) 2004-06-02
TWI291724B (en) 2007-12-21
KR20040064612A (ko) 2004-07-19
DE60217977T2 (de) 2007-05-24

Similar Documents

Publication Publication Date Title
CN1269185C (zh) 半导体晶片及其制造方法
CN107623028A (zh) 半导体基板及其加工方法
TWI604094B (zh) 半導體磊晶晶圓的製造方法及半導體磊晶晶圓
TWI636165B (zh) 磊晶晶圓
TWI254362B (en) Epitaxial growth method
CN116057212A (zh) 磷化铟基板、磷化铟基板的制造方法以及半导体外延片
US20190035628A1 (en) Method and structure for reducing substrate fragility
JP2005032804A (ja) 半導体ウェハの加工方法
CN1787181A (zh) 一种可以改善半导体晶片几何参数的晶片加工方法
CN116261772A (zh) 磷化铟基板、磷化铟基板的制造方法以及半导体外延晶片
CN104064444A (zh) 半导体晶片的制造方法及半导体晶片
WO2023037597A1 (ja) リン化インジウム基板
TWI665718B (zh) 磊晶基板
CN106068547A (zh) 外延晶圆的制造方法及外延生长用硅系基板
TWI626340B (zh) 半導體基板及其加工方法
KR20210060479A (ko) 에피택셜 웨이퍼의 제조방법, 에피택셜 성장용 실리콘계 기판 및 에피택셜 웨이퍼
JP2003168636A (ja) エピタキシャルウエーハ製造方法
EP4170700A1 (en) Indium phosphide substrate
US20250107171A1 (en) Semiconductor substrate and method of manufacturing the same
JP2836551B2 (ja) Ｉｉｉ−ｖ族化合物半導体ウエハ
CN121152277A (zh) 氮化镓外延结构及制备方法
JP2004165484A (ja) 半導体ウェハの加工方法
CN106783579A (zh) Iii族氮化物衬底及其制备方法
JP2007073673A (ja) 半導体基板
JP2007019048A (ja) エピタキシャル成長方法及びエピタキシャル成長用基板

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee

Owner name: NIPPON MINING AND METALS CO., LTD.

Free format text: FORMER NAME OR ADDRESS: NIKKO MATERIALS CO. LTD

CP01 Change in the name or title of a patent holder

Address after: Tokyo, Japan

Patentee after: Nippon Mining & Metals Co.,Ltd.

Address before: Tokyo, Japan

Patentee before: NIKKO MATERIALS Co.,Ltd.

C56 Change in the name or address of the patentee

Owner name: JX NIPPON MINING + METALS CORP.

Free format text: FORMER NAME: NIPPON MINING + METALS CO., LTD.

CP01 Change in the name or title of a patent holder

Address after: Tokyo, Japan

Patentee after: JX Nippon Mining & Metals Corp.

Address before: Tokyo, Japan

Patentee before: Nippon Mining & Metals Co.,Ltd.

CP01 Change in the name or title of a patent holder

Address after: Tokyo, Japan

Patentee after: JX NIPPON MINING & METALS Corp.

Address before: Tokyo, Japan

Patentee before: JX Nippon Mining & Metals Corp.

CP01 Change in the name or title of a patent holder
CX01 Expiry of patent term

Granted publication date: 20060809

CX01 Expiry of patent term