CN1262015C - 超延迟编程rom及制造方法 - Google Patents
超延迟编程rom及制造方法 Download PDFInfo
- Publication number
- CN1262015C CN1262015C CNB018114105A CN01811410A CN1262015C CN 1262015 C CN1262015 C CN 1262015C CN B018114105 A CNB018114105 A CN B018114105A CN 01811410 A CN01811410 A CN 01811410A CN 1262015 C CN1262015 C CN 1262015C
- Authority
- CN
- China
- Prior art keywords
- line
- memory cell
- transistor
- rom
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004519 manufacturing process Methods 0.000 title description 16
- 239000002184 metal Substances 0.000 claims abstract description 57
- 238000000034 method Methods 0.000 claims description 55
- 238000011156 evaluation Methods 0.000 claims description 20
- 239000000758 substrate Substances 0.000 claims description 20
- 239000004065 semiconductor Substances 0.000 claims description 18
- 238000003860 storage Methods 0.000 claims description 8
- 230000010354 integration Effects 0.000 claims description 7
- 239000000463 material Substances 0.000 claims description 4
- 230000008569 process Effects 0.000 description 28
- 230000012447 hatching Effects 0.000 description 16
- 239000004020 conductor Substances 0.000 description 12
- 230000015572 biosynthetic process Effects 0.000 description 9
- 238000000151 deposition Methods 0.000 description 8
- 230000008021 deposition Effects 0.000 description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 230000008859 change Effects 0.000 description 5
- 238000013461 design Methods 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 2
- 238000005260 corrosion Methods 0.000 description 2
- 230000007797 corrosion Effects 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000011022 operating instruction Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 230000035922 thirst Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
- H10B20/27—ROM only
- H10B20/30—ROM only having the source region and the drain region on the same level, e.g. lateral transistors
- H10B20/34—Source electrode or drain electrode programmed
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5692—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency read-only digital stores using storage elements with more than two stable states
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/561—Multilevel memory cell aspects
- G11C2211/5617—Multilevel ROM cell programmed by source, drain or gate contacting
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
Abstract
Description
BL0 | BL1 | BL2 | ||
状态0:状态1:状态2:状态3: | 1011 | 1101 | 1110 | 没有填充通路填充通路在243填充通路在244填充通路在242 |
Claims (7)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/575,846 US6355550B1 (en) | 2000-05-19 | 2000-05-19 | Ultra-late programming ROM and method of manufacture |
US09/575,846 | 2000-05-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1437767A CN1437767A (zh) | 2003-08-20 |
CN1262015C true CN1262015C (zh) | 2006-06-28 |
Family
ID=24301938
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB018114105A Expired - Lifetime CN1262015C (zh) | 2000-05-19 | 2001-04-11 | 超延迟编程rom及制造方法 |
Country Status (7)
Country | Link |
---|---|
US (2) | US6355550B1 (zh) |
JP (1) | JP4873819B2 (zh) |
KR (1) | KR100794482B1 (zh) |
CN (1) | CN1262015C (zh) |
AU (1) | AU2001251549A1 (zh) |
TW (1) | TW507204B (zh) |
WO (1) | WO2001091185A2 (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10214529B4 (de) * | 2002-04-02 | 2006-07-27 | Infineon Technologies Ag | ROM-Speicheranordnung |
DE10254155B4 (de) * | 2002-11-20 | 2010-12-09 | Infineon Technologies Ag | Maskenprogrammierbares ROM-Bauelement |
GB0406038D0 (en) * | 2004-03-17 | 2004-04-21 | Cambridge Silicon Radio Ltd | Method for reading rom cell |
US7324364B2 (en) | 2006-02-27 | 2008-01-29 | Agere Systems Inc. | Layout techniques for memory circuitry |
US20110013443A1 (en) * | 2009-07-20 | 2011-01-20 | Aplus Flash Technology, Inc. | Novel high speed two transistor/two bit NOR read only memory |
KR20120000281A (ko) | 2010-06-25 | 2012-01-02 | 삼성전자주식회사 | 마스크 롬 |
JP2013247278A (ja) * | 2012-05-28 | 2013-12-09 | Toshiba Corp | スイッチ回路 |
US20160358909A1 (en) * | 2015-06-04 | 2016-12-08 | Marvell World Trade Ltd. | Systems and methods for increasing packing density in a semiconductor cell array |
CN107690702A (zh) * | 2015-06-04 | 2018-02-13 | 马维尔国际贸易有限公司 | 用于增加半导体单元阵列中的组装密度的系统和方法 |
US11462282B2 (en) * | 2020-04-01 | 2022-10-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor memory structure |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4021781A (en) | 1974-11-19 | 1977-05-03 | Texas Instruments Incorporated | Virtual ground read-only-memory for electronic calculator or digital processor |
US4151020A (en) | 1977-01-26 | 1979-04-24 | Texas Instruments Incorporated | High density N-channel silicon gate read only memory |
US4390971A (en) | 1978-03-20 | 1983-06-28 | Texas Instruments Incorporated | Post-metal programmable MOS read only memory |
US4384399A (en) | 1978-03-20 | 1983-05-24 | Texas Instruments Incorporated | Method of making a metal programmable MOS read only memory device |
US4219836A (en) | 1978-05-18 | 1980-08-26 | Texas Instruments Incorporated | Contact programmable double level polysilicon MOS read only memory |
US4326329A (en) | 1978-05-18 | 1982-04-27 | Texas Instruments Incorporated | Method of making a contact programmable double level polysilicon MOS read only memory |
US4591891A (en) | 1978-06-05 | 1986-05-27 | Texas Instruments Incorporated | Post-metal electron beam programmable MOS read only memory |
US4272303A (en) | 1978-06-05 | 1981-06-09 | Texas Instruments Incorporated | Method of making post-metal ion beam programmable MOS read only memory |
US4208726A (en) | 1978-06-12 | 1980-06-17 | Texas Instruments Incorporated | Programming of semiconductor read only memory |
US4342100A (en) | 1979-01-08 | 1982-07-27 | Texas Instruments Incorporated | Implant programmable metal gate MOS read only memory |
US4230505A (en) | 1979-10-09 | 1980-10-28 | Rca Corporation | Method of making an impatt diode utilizing a combination of epitaxial deposition, ion implantation and substrate removal |
JPH02144965A (ja) * | 1988-11-28 | 1990-06-04 | Hitachi Ltd | 半導体記憶装置 |
EP0376568A3 (en) * | 1988-12-27 | 1991-01-09 | Texas Instruments Incorporated | Read-only memory cell and method of forming same |
JPH0736425B2 (ja) * | 1989-01-31 | 1995-04-19 | 株式会社東芝 | 半導体記憶装置 |
JP2647188B2 (ja) * | 1989-03-20 | 1997-08-27 | 株式会社東芝 | 半導体装置の製造方法 |
JP2640184B2 (ja) * | 1990-08-28 | 1997-08-13 | 三菱電機株式会社 | 読出専用半導体記憶装置 |
JP3085472B2 (ja) * | 1991-03-05 | 2000-09-11 | 株式会社日立製作所 | 半導体集積回路装置及びその形成方法 |
US5514609A (en) | 1994-05-13 | 1996-05-07 | Mosel Vitelic, Inc. | Through glass ROM code implant to reduce product delivering time |
US5471416A (en) | 1994-11-14 | 1995-11-28 | National Semiconductor Corporation | Method of programming a CMOS read only memory at the second metal layer in a two-metal process |
US5585297A (en) | 1995-05-25 | 1996-12-17 | United Microelectronics Corporation | Method of manufacture of multi-state mask ROM and multi-state mask ROM device produced thereby |
FR2749434B1 (fr) * | 1996-05-31 | 1998-09-04 | Dolphin Integration Sa | Matrice de memoire rom compacte |
US6166409A (en) * | 1996-09-13 | 2000-12-26 | Alliance Semiconductor Corporation | Flash EPROM memory cell having increased capacitive coupling |
TW307048B (en) | 1996-11-22 | 1997-06-01 | United Microelectronics Corp | High density read only memory structure and manufacturing method thereof |
JP3638778B2 (ja) * | 1997-03-31 | 2005-04-13 | 株式会社ルネサステクノロジ | 半導体集積回路装置およびその製造方法 |
JP4004103B2 (ja) * | 1997-07-01 | 2007-11-07 | 日本テキサス・インスツルメンツ株式会社 | マスクrom |
TW556013B (en) * | 1998-01-30 | 2003-10-01 | Seiko Epson Corp | Electro-optical apparatus, method of producing the same and electronic apparatus |
KR100277904B1 (ko) * | 1998-09-29 | 2001-02-01 | 김영환 | 마스크 롬 및 그 제조방법 |
US6438030B1 (en) * | 2000-08-15 | 2002-08-20 | Motorola, Inc. | Non-volatile memory, method of manufacture, and method of programming |
-
2000
- 2000-05-19 US US09/575,846 patent/US6355550B1/en not_active Expired - Lifetime
-
2001
- 2001-04-11 JP JP2001587481A patent/JP4873819B2/ja not_active Expired - Lifetime
- 2001-04-11 WO PCT/US2001/011878 patent/WO2001091185A2/en active Application Filing
- 2001-04-11 KR KR1020027015627A patent/KR100794482B1/ko active IP Right Grant
- 2001-04-11 CN CNB018114105A patent/CN1262015C/zh not_active Expired - Lifetime
- 2001-04-11 AU AU2001251549A patent/AU2001251549A1/en not_active Abandoned
- 2001-05-18 TW TW090111958A patent/TW507204B/zh not_active IP Right Cessation
- 2001-12-04 US US10/006,273 patent/US6498066B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
WO2001091185A3 (en) | 2002-03-28 |
TW507204B (en) | 2002-10-21 |
AU2001251549A1 (en) | 2001-12-03 |
US6498066B2 (en) | 2002-12-24 |
US20020042182A1 (en) | 2002-04-11 |
JP4873819B2 (ja) | 2012-02-08 |
US6355550B1 (en) | 2002-03-12 |
KR20020097486A (ko) | 2002-12-31 |
CN1437767A (zh) | 2003-08-20 |
KR100794482B1 (ko) | 2008-01-16 |
WO2001091185A2 (en) | 2001-11-29 |
JP2003534663A (ja) | 2003-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3452465B2 (ja) | Eeprom及びこれのプログラミング方法 | |
US6243289B1 (en) | Dual floating gate programmable read only memory cell structure and method for its fabrication and operation | |
CN1262015C (zh) | 超延迟编程rom及制造方法 | |
EP0741415A1 (en) | Flash-EEPROM memory with contactless memory cells | |
US9418743B1 (en) | 3D NAND memory with decoder and local word line drivers | |
US20020153555A1 (en) | Nonvolatile semiconductor memory | |
CN108694971A (zh) | 三维半导体存储器装置 | |
JPH08340095A (ja) | メモリ・アレイの製作方法、プログラム方法及びメモリ・アレイ | |
US7898856B2 (en) | Memory cell heights | |
CN1210720C (zh) | 半导体存储器元件 | |
JPH08506452A (ja) | 超高密度交互金属仮想接地rom | |
CN101276842A (zh) | 半导体存储器件、其制造方法以及采用该半导体存储器件的装置 | |
JP2022522969A (ja) | スタックメモリアレイを有するメモリにおけるドライバ配置 | |
CN1753189A (zh) | 具有沟槽侧壁晶体管的非易失性存储器件及其制造方法 | |
KR0161403B1 (ko) | 반도체 메모리장치 및 그 제조방법 | |
JP2021002629A (ja) | 記憶装置 | |
CN110689912A (zh) | 双生存储器单元互连结构 | |
JP2006511940A (ja) | 横型フローティングスペーサを備えたマルチレベルメモリセル | |
CN1407615A (zh) | 薄膜晶体管存储器件 | |
JP2001511308A (ja) | 冗長エレメントとして単一ポリシリコンフローティングゲートトランジスタを使用するメモリ冗長回路 | |
US8178927B2 (en) | Integrated circuits having a contact structure having an elongate structure and methods for manufacturing the same | |
TW201933352A (zh) | 半導體元件 | |
CN110364198B (zh) | 编码型快闪存储器及其制造方法 | |
EP1170798B1 (en) | Non-volatile memory matrix architecture | |
JP3260761B2 (ja) | フラッシュ・イーピーロム集積回路構造 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: FREEDOM SEMICONDUCTORS CO. Free format text: FORMER OWNER: MOTOROLA, INC. Effective date: 20040813 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20040813 Address after: Texas in the United States Applicant after: FreeScale Semiconductor Address before: Illinois Instrunment Applicant before: Motorola, Inc. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee |
Owner name: FISICAL SEMICONDUCTOR INC. Free format text: FORMER NAME: FREEDOM SEMICONDUCTOR CORP. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Texas in the United States Patentee after: FREESCALE SEMICONDUCTOR, Inc. Address before: Texas in the United States Patentee before: FreeScale Semiconductor |
|
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Texas in the United States Patentee after: NXP USA, Inc. Address before: Texas in the United States Patentee before: FREESCALE SEMICONDUCTOR, Inc. |
|
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20060628 |