CN1209630A - 半导体存储装置 - Google Patents
半导体存储装置 Download PDFInfo
- Publication number
- CN1209630A CN1209630A CN98117386A CN98117386A CN1209630A CN 1209630 A CN1209630 A CN 1209630A CN 98117386 A CN98117386 A CN 98117386A CN 98117386 A CN98117386 A CN 98117386A CN 1209630 A CN1209630 A CN 1209630A
- Authority
- CN
- China
- Prior art keywords
- memory element
- clock
- signal
- element group
- mentioned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Landscapes
- Dram (AREA)
- Memory System (AREA)
Abstract
Description
Claims (6)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP228629/97 | 1997-08-25 | ||
JP22862997A JP3211739B2 (ja) | 1997-08-25 | 1997-08-25 | 半導体記憶装置 |
JP228629/1997 | 1997-08-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1209630A true CN1209630A (zh) | 1999-03-03 |
CN1196136C CN1196136C (zh) | 2005-04-06 |
Family
ID=16879343
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB981173861A Expired - Fee Related CN1196136C (zh) | 1997-08-25 | 1998-08-25 | 半导体存储装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US5953286A (zh) |
JP (1) | JP3211739B2 (zh) |
KR (1) | KR100319503B1 (zh) |
CN (1) | CN1196136C (zh) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100377062C (zh) * | 2004-09-30 | 2008-03-26 | 因芬尼昂技术股份公司 | 具有两条时钟线和存储装置的存储系统 |
CN106898373A (zh) * | 2017-01-10 | 2017-06-27 | 西安紫光国芯半导体有限公司 | 一种dram数据接收电路 |
CN107039066A (zh) * | 2016-02-02 | 2017-08-11 | 联发科技股份有限公司 | 存储器接口电路及其控制方法、存储器系统 |
CN108627169A (zh) * | 2017-03-17 | 2018-10-09 | 本田技研工业株式会社 | 导航系统、导航方法和存储介质 |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6247138B1 (en) * | 1997-06-12 | 2001-06-12 | Fujitsu Limited | Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system |
JP3929116B2 (ja) * | 1997-07-04 | 2007-06-13 | 富士通株式会社 | メモリサブシステム |
JPH11213666A (ja) * | 1998-01-30 | 1999-08-06 | Mitsubishi Electric Corp | 出力回路および同期型半導体記憶装置 |
KR100301054B1 (ko) * | 1999-04-07 | 2001-10-29 | 윤종용 | 데이터 입출력 버스의 전송 데이터율을 향상시키는 반도체 메모리장치 및 이를 구비하는 메모리 모듈 |
KR100318264B1 (ko) * | 1999-06-28 | 2001-12-24 | 박종섭 | 패킷명령어 구동형 메모리소자의 로드신호 발생회로 |
US6301188B1 (en) * | 1999-08-11 | 2001-10-09 | Micron Technology, Inc. | Method and apparatus for registering free flow information |
US6643787B1 (en) | 1999-10-19 | 2003-11-04 | Rambus Inc. | Bus system optimization |
KR100336563B1 (ko) * | 1999-12-22 | 2002-05-11 | 박종섭 | 입력 신호 스큐 보상회로 |
US6987823B1 (en) * | 2000-02-07 | 2006-01-17 | Rambus Inc. | System and method for aligning internal transmit and receive clocks |
US6438062B1 (en) | 2000-07-28 | 2002-08-20 | International Business Machines Corporation | Multiple memory bank command for synchronous DRAMs |
US6424592B1 (en) | 2000-11-30 | 2002-07-23 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit having circuit for correcting data output timing |
KR100445062B1 (ko) * | 2001-11-02 | 2004-08-21 | 주식회사 하이닉스반도체 | 반도체메모리장치의 클럭발생회로 |
KR100532946B1 (ko) * | 2001-12-24 | 2005-12-02 | 주식회사 하이닉스반도체 | 입력신호를 클록신호에 대해 차별적으로 지연시키는 회로 |
ITRM20040554A1 (it) * | 2004-11-08 | 2005-02-08 | Micron Technology Inc | Metodo ed apparecchio per filtrare dati in uscita. |
US7170813B2 (en) * | 2004-12-16 | 2007-01-30 | Infineon Technologies Ag | Memory circuit receivers activated by enable circuit |
US7940543B2 (en) * | 2008-03-19 | 2011-05-10 | Nanya Technology Corp. | Low power synchronous memory command address scheme |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR910006849A (ko) * | 1989-09-29 | 1991-04-30 | 미다 가쓰시게 | 반도체 집적회로 장치 |
JPH03222192A (ja) * | 1990-01-26 | 1991-10-01 | Hitachi Ltd | 半導体集積回路装置 |
JPH08123717A (ja) * | 1994-10-25 | 1996-05-17 | Oki Electric Ind Co Ltd | 半導体記憶装置 |
JPH1011966A (ja) * | 1996-06-27 | 1998-01-16 | Mitsubishi Electric Corp | 同期型半導体記憶装置および同期型メモリモジュール |
JPH10283779A (ja) * | 1997-04-09 | 1998-10-23 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
US5881016A (en) * | 1997-06-13 | 1999-03-09 | Cirrus Logic, Inc. | Method and apparatus for optimizing power consumption and memory bandwidth in a video controller using SGRAM and SDRAM power reduction modes |
-
1997
- 1997-08-25 JP JP22862997A patent/JP3211739B2/ja not_active Expired - Fee Related
-
1998
- 1998-08-25 KR KR1019980034408A patent/KR100319503B1/ko not_active IP Right Cessation
- 1998-08-25 US US09/139,571 patent/US5953286A/en not_active Expired - Lifetime
- 1998-08-25 CN CNB981173861A patent/CN1196136C/zh not_active Expired - Fee Related
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100377062C (zh) * | 2004-09-30 | 2008-03-26 | 因芬尼昂技术股份公司 | 具有两条时钟线和存储装置的存储系统 |
CN107039066A (zh) * | 2016-02-02 | 2017-08-11 | 联发科技股份有限公司 | 存储器接口电路及其控制方法、存储器系统 |
CN107039066B (zh) * | 2016-02-02 | 2020-08-28 | 联发科技股份有限公司 | 存储器接口电路及其控制方法、存储器系统 |
CN106898373A (zh) * | 2017-01-10 | 2017-06-27 | 西安紫光国芯半导体有限公司 | 一种dram数据接收电路 |
CN106898373B (zh) * | 2017-01-10 | 2020-12-04 | 西安紫光国芯半导体有限公司 | 一种dram数据接收电路 |
CN108627169A (zh) * | 2017-03-17 | 2018-10-09 | 本田技研工业株式会社 | 导航系统、导航方法和存储介质 |
CN108627169B (zh) * | 2017-03-17 | 2022-03-11 | 本田技研工业株式会社 | 导航系统、导航方法和存储介质 |
Also Published As
Publication number | Publication date |
---|---|
KR100319503B1 (ko) | 2002-02-19 |
JP3211739B2 (ja) | 2001-09-25 |
KR19990023844A (ko) | 1999-03-25 |
US5953286A (en) | 1999-09-14 |
CN1196136C (zh) | 2005-04-06 |
JPH1166852A (ja) | 1999-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1196136C (zh) | 半导体存储装置 | |
CN1139016C (zh) | 用于双数据率定时的时钟等待时间补偿电路 | |
JP4159415B2 (ja) | メモリモジュール及びメモリシステム | |
US6937494B2 (en) | Memory module, memory chip, and memory system | |
CN102262900B (zh) | 半导体存储器件及其操作方法 | |
CN1343987B (zh) | 半导体存储器件及采用其的存储模块和系统 | |
US6530006B1 (en) | System and method for providing reliable transmission in a buffered memory system | |
US6317369B1 (en) | Semiconductor device allowing higher speed data transmission to and from external unit | |
US6240042B1 (en) | Output circuit for a double data rate dynamic random access memory, double data rate dynamic random access memory, method of clocking data out from a double data rate dynamic random access memory and method of providing a data strobe signal | |
US5200925A (en) | Serial access semiconductor memory device and operating method therefor | |
KR100444365B1 (ko) | 진행파 및 반사파를 사용한 방향성 결합형 데이터 전달시스템 | |
US7983101B2 (en) | Circuit for generating data strobe signal in DDR memory device and method therefor | |
CN100585727C (zh) | 半导体存储装置和用于高频操作的模块 | |
CN101149961B (zh) | 用于控制存储器接口的设备和方法 | |
US20070002676A1 (en) | Buffered continuous multi-drop clock ring | |
US10553263B2 (en) | Memory device with write data bus control | |
JP5600235B2 (ja) | 半導体記憶装置、およびアドレスラッチの高速化方法 | |
US20050086424A1 (en) | Well-matched echo clock in memory system | |
US6285625B1 (en) | High-speed clock circuit for semiconductor memory device | |
JP3894337B2 (ja) | 同期式半導体メモリ装置 | |
US12009024B2 (en) | Circuit for reading out data, method for reading out data and memory | |
US20230378956A1 (en) | Delay circuit and memory | |
JP2004355667A (ja) | 半導体装置 | |
KR100870422B1 (ko) | 패스트신호제어회로를 가지는 반도체메모리장치 | |
JP2008123543A (ja) | データ伝送方法、システム及びデバイス |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
ASS | Succession or assignment of patent right |
Owner name: NEC ELECTRONICS TAIWAN LTD. Free format text: FORMER OWNER: NONE Effective date: 20030509 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20030509 Address after: Tokyo, Japan Applicant after: NEC Corp. Co-applicant after: NEC Corp. Address before: Tokyo, Japan Applicant before: NEC Corp. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Free format text: FORMER OWNER: NEC ELECTRONICS TAIWAN LTD. Effective date: 20050520 Owner name: ELPIDA MEMORY INC. Free format text: FORMER OWNER: NIPPON ELECTRIC CO., LTD. |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20050520 Address after: Tokyo, Japan Patentee after: Nihitatsu Memory Co., Ltd. Address before: Tokyo, Japan Co-patentee before: NEC Corp. Patentee before: NEC Corp. |
|
ASS | Succession or assignment of patent right |
Owner name: PS4 LASCO CO., LTD. Free format text: FORMER OWNER: NIHITATSU MEMORY CO., LTD. Effective date: 20130822 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20130822 Address after: Luxemburg Luxemburg Patentee after: PS4 Russport Co.,Ltd. Address before: Tokyo, Japan Patentee before: Nihitatsu Memory Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20050406 Termination date: 20150825 |
|
EXPY | Termination of patent right or utility model |