CN109326517B - 对多层膜进行蚀刻的方法 - Google Patents

对多层膜进行蚀刻的方法 Download PDF

Info

Publication number
CN109326517B
CN109326517B CN201810862184.0A CN201810862184A CN109326517B CN 109326517 B CN109326517 B CN 109326517B CN 201810862184 A CN201810862184 A CN 201810862184A CN 109326517 B CN109326517 B CN 109326517B
Authority
CN
China
Prior art keywords
gas
multilayer film
plasma
mask
openings
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810862184.0A
Other languages
English (en)
Chinese (zh)
Other versions
CN109326517A (zh
Inventor
后平拓
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of CN109326517A publication Critical patent/CN109326517A/zh
Application granted granted Critical
Publication of CN109326517B publication Critical patent/CN109326517B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0332Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)
  • Plasma Technology (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
CN201810862184.0A 2017-08-01 2018-08-01 对多层膜进行蚀刻的方法 Active CN109326517B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017149186A JP6948181B2 (ja) 2017-08-01 2017-08-01 多層膜をエッチングする方法
JP2017-149186 2017-08-01

Publications (2)

Publication Number Publication Date
CN109326517A CN109326517A (zh) 2019-02-12
CN109326517B true CN109326517B (zh) 2023-07-28

Family

ID=65230491

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810862184.0A Active CN109326517B (zh) 2017-08-01 2018-08-01 对多层膜进行蚀刻的方法

Country Status (6)

Country Link
US (1) US20190043721A1 (enExample)
JP (1) JP6948181B2 (enExample)
KR (1) KR102531961B1 (enExample)
CN (1) CN109326517B (enExample)
SG (1) SG10201806550PA (enExample)
TW (1) TWI765077B (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11171011B2 (en) * 2018-08-21 2021-11-09 Lam Research Corporation Method for etching an etch layer
JP7228413B2 (ja) * 2019-03-11 2023-02-24 東京エレクトロン株式会社 プラズマ処理方法、及び、プラズマ処理装置
JP7308110B2 (ja) * 2019-09-17 2023-07-13 東京エレクトロン株式会社 シリコン酸化膜をエッチングする方法及びプラズマ処理装置
US12469693B2 (en) * 2019-09-17 2025-11-11 Asm Ip Holding B.V. Method of forming a carbon-containing layer and structure including the layer
JP7292163B2 (ja) * 2019-09-19 2023-06-16 株式会社ディスコ 被加工物の加工方法
JP7604145B2 (ja) * 2019-11-25 2024-12-23 東京エレクトロン株式会社 基板処理方法及びプラズマ処理装置
JP7641170B2 (ja) * 2021-05-07 2025-03-06 東京エレクトロン株式会社 基板処理装置及び基板処理方法

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0864585A (ja) * 1994-06-13 1996-03-08 Matsushita Electric Ind Co Ltd プラズマ発生加工方法およびその装置
CN104465365A (zh) * 2013-09-24 2015-03-25 东京毅力科创株式会社 等离子体处理方法
CN104576355A (zh) * 2013-10-15 2015-04-29 东京毅力科创株式会社 等离子体处理方法
CN105374756A (zh) * 2014-08-08 2016-03-02 东京毅力科创株式会社 多层膜的蚀刻方法
CN105390387A (zh) * 2014-08-29 2016-03-09 东京毅力科创株式会社 蚀刻方法
CN105914144A (zh) * 2015-02-24 2016-08-31 东京毅力科创株式会社 蚀刻方法
CN106206287A (zh) * 2015-05-29 2016-12-07 东京毅力科创株式会社 蚀刻方法
JP2017118091A (ja) * 2015-12-18 2017-06-29 東京エレクトロン株式会社 エッチング方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0936103A (ja) * 1995-07-18 1997-02-07 Ulvac Japan Ltd 半導体ウェハのエッチング及びレジスト除去のための方法並びに装置
JP2001102362A (ja) * 1999-09-30 2001-04-13 Advanced Display Inc コンタクトホールの形成方法およびその形成方法を用いて製造された液晶表示装置
JP2003229411A (ja) * 2002-02-01 2003-08-15 Toshiba Corp 薄膜トランジスタの製造方法
JP2005277375A (ja) * 2004-02-27 2005-10-06 Nec Electronics Corp 半導体装置の製造方法
JP2009105279A (ja) * 2007-10-24 2009-05-14 Fujitsu Microelectronics Ltd 半導体装置の製造方法及び半導体装置
US9384992B2 (en) * 2012-02-09 2016-07-05 Tokyo Electron Limited Plasma processing method
JP5968130B2 (ja) * 2012-07-10 2016-08-10 東京エレクトロン株式会社 プラズマ処理方法及びプラズマ処理装置
JP6267953B2 (ja) * 2013-12-19 2018-01-24 東京エレクトロン株式会社 半導体装置の製造方法
JP6230930B2 (ja) * 2014-02-17 2017-11-15 東京エレクトロン株式会社 半導体装置の製造方法
JP6408903B2 (ja) 2014-12-25 2018-10-17 東京エレクトロン株式会社 エッチング処理方法及びエッチング処理装置
JP6339961B2 (ja) * 2015-03-31 2018-06-06 東京エレクトロン株式会社 エッチング方法
US9613824B2 (en) * 2015-05-14 2017-04-04 Tokyo Electron Limited Etching method
JP6541439B2 (ja) * 2015-05-29 2019-07-10 東京エレクトロン株式会社 エッチング方法
JP2017033982A (ja) * 2015-07-29 2017-02-09 東京エレクトロン株式会社 多層膜をエッチングする方法
JP6604833B2 (ja) * 2015-12-03 2019-11-13 東京エレクトロン株式会社 プラズマエッチング方法
US20180286707A1 (en) * 2017-03-30 2018-10-04 Lam Research Corporation Gas additives for sidewall passivation during high aspect ratio cryogenic etch

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0864585A (ja) * 1994-06-13 1996-03-08 Matsushita Electric Ind Co Ltd プラズマ発生加工方法およびその装置
CN104465365A (zh) * 2013-09-24 2015-03-25 东京毅力科创株式会社 等离子体处理方法
CN104576355A (zh) * 2013-10-15 2015-04-29 东京毅力科创株式会社 等离子体处理方法
CN105374756A (zh) * 2014-08-08 2016-03-02 东京毅力科创株式会社 多层膜的蚀刻方法
CN105390387A (zh) * 2014-08-29 2016-03-09 东京毅力科创株式会社 蚀刻方法
CN105914144A (zh) * 2015-02-24 2016-08-31 东京毅力科创株式会社 蚀刻方法
CN106206287A (zh) * 2015-05-29 2016-12-07 东京毅力科创株式会社 蚀刻方法
JP2017118091A (ja) * 2015-12-18 2017-06-29 東京エレクトロン株式会社 エッチング方法

Also Published As

Publication number Publication date
JP2019029561A (ja) 2019-02-21
JP6948181B2 (ja) 2021-10-13
CN109326517A (zh) 2019-02-12
TWI765077B (zh) 2022-05-21
SG10201806550PA (en) 2019-03-28
US20190043721A1 (en) 2019-02-07
TW201911411A (zh) 2019-03-16
KR102531961B1 (ko) 2023-05-12
KR20190013663A (ko) 2019-02-11

Similar Documents

Publication Publication Date Title
CN109326517B (zh) 对多层膜进行蚀刻的方法
TWI760555B (zh) 蝕刻方法
JP6396699B2 (ja) エッチング方法
US20220051904A1 (en) Etching method
CN112838002B (zh) 基板处理方法及等离子体处理装置
US11462412B2 (en) Etching method
JP6529357B2 (ja) エッチング方法
KR102741055B1 (ko) 플라즈마 에칭 방법 및 플라즈마 에칭 장치
US9418863B2 (en) Method for etching etching target layer
JP7158252B2 (ja) プラズマエッチング方法及びプラズマエッチング装置
CN110010466B (zh) 蚀刻方法
US20200111679A1 (en) Etching method
JP2016192483A (ja) エッチング方法
KR102363050B1 (ko) 피처리체를 처리하는 방법
CN110021524B (zh) 蚀刻方法
CN112420508B (zh) 蚀刻方法及基板处理装置
CN115312381A (zh) 基板处理装置和基板处理方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant