CN104319268A - 一种晶片型二极体封装元件及其制法 - Google Patents

一种晶片型二极体封装元件及其制法 Download PDF

Info

Publication number
CN104319268A
CN104319268A CN201410605779.XA CN201410605779A CN104319268A CN 104319268 A CN104319268 A CN 104319268A CN 201410605779 A CN201410605779 A CN 201410605779A CN 104319268 A CN104319268 A CN 104319268A
Authority
CN
China
Prior art keywords
diode
chip
lead frame
potted element
coated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201410605779.XA
Other languages
English (en)
Other versions
CN104319268B (zh
Inventor
连清宏
黄兴祥
黄兴材
许鸿宗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SFI Electronics Technology Inc
Original Assignee
SFI Electronics Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SFI Electronics Technology Inc filed Critical SFI Electronics Technology Inc
Publication of CN104319268A publication Critical patent/CN104319268A/zh
Application granted granted Critical
Publication of CN104319268B publication Critical patent/CN104319268B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49537—Plurality of lead frames mounted in one device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
    • H01L2224/2732—Screen printing, i.e. using a stencil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H01L2224/2741—Manufacturing methods by blanket deposition of the material of the layer connector in liquid form
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29301—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29311—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29344—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29347—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29355—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/29364—Palladium [Pd] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/29369—Platinum [Pt] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9221—Parallel connecting processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H01L23/49551—Cross section geometry characterised by bent parts
    • H01L23/49555—Cross section geometry characterised by bent parts the bent parts being the outer leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00015—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed as prior art
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12032—Schottky diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12035—Zener diode

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Led Device Packages (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Die Bonding (AREA)

Abstract

本发明公开了一种晶片型二极体封装元件及其制法，晶片型二极体封装元件不具有外引脚，包括一封胶体，其内部包裹一颗以上的二极体晶片，每颗二极体晶片的底部及顶部，分别与两片呈180度镜射的导线架联结，除构成晶片型二极体封装元件的内电极之外，与该封胶体的外部两侧的外端电极，也构成电性接触，使得每颗二极体晶片通过此结构而产生半导体二极体特性；所述晶片型二极体封装元件的制法，使用不含铅制程，制得不具有外引脚的晶片型二极体封装元件，可满足国际上各项环保要求，不但可解决外引脚的尺寸精度问题，而且可提高封装速度与封装稳定度。

Description

一种晶片型二极体封装元件及其制法
技术领域
本发明涉及一种二极体封装元件，尤指一种不具外引脚的晶片型二极体封装元件及其制法。
背景技术
如图1所示，完成封装的IC或半导体封装元件(下文泛称半导体封装元件)80，在封装制程中，导线架81、金线或导线(下文泛称金线)82、封装胶83是三项重要原料。
将封装前的IC或半导体晶片(下文泛称半导体晶片)84黏结固定于导线架81的晶片座上之后，半导体晶片84与导线架81间必须联结金线82，使半导体晶片84与导线架81形成电性联结，再使用封装胶83进行封胶，使得导线架81和半导体晶片84与外界隔绝后，半导体封装元件80的两端(或底部)将留下从导线架81延伸出来的外引脚(或接触点)85，经测试可用于将半导体晶片84内部功能传输至外部衔接的电路板，即制成引脚插入型或表面黏着型封装的半导体封装元件80。
封装制程中使用的导线架81，是半导体封装元件80完成封装的关键，对不同型式的半导体晶片84进行封装，就需要使用不同形式的导线架81。
例如，如图2所示，当所述半导体晶片84是一种由P型半导体与N型半导体结合成的PN型半导体二极体晶片(下文简称二极体晶片)时，使用不同形式的导线架81封装完成半导体二极体封装元件(下文简称二极体封装元件)90，就具有各种不同形态的外引脚85。
所以，现有技术中的二极体封装元件90都是具有外引脚85，但二极体封装元件90具有外引脚85的缺点，却在于外引脚85的尺寸精度往往会影响后续进行表面黏着技术(SMT)制程的稳定度。
发明内容
鉴于现有技术存在的上述问题，本发明要解决的问题是，提供一种芯片型二极管封装元件，解决现有技术中的二极体封装元件外引脚的尺寸精度问题。
为解决上述问题，本发明提供一种不具外引脚的晶片型二极体封装元件，其结构，至少包括：一颗二极体晶片；一个封胶体，将所述二极体晶片包裹在其内部；两片相同结构的导线架电极，也包裹在该封胶体的内部，且以180度镜射布置方式，将其中一端各自连接于所述二极体晶片的上端部或下端部，另一端各自延伸到该封胶体的其中一侧的侧端面表面；两个外端电极，各自被覆在该封胶体其中一侧的侧端部，且与所对应的导线架电极分别构成电性连接。
作为优选实施例，本发明的晶片型二极体封装元件，可使用多颗二极体晶片且制成具阵列(Array)型态的晶片型二极体封装元件。
作为优选实施例，所述二极体晶片选自瞬态电压抑制二极体(TVSDiode)、肖特基二极体(Schottky Diodes)、开关二极体(Switch Diode)、齐纳二极体(Zener Diode)或整流二极体(Rectifiers Diode)中的一种。
作为优选实施例，所述封胶体为陶瓷材料或塑胶材料。
作为优选实施例，所述二极体晶片及其所对应的两片导线架电极之间，以无铅导电膏构成一导电胶层，且将所述二极体晶片及每片导线架电极联结到一起。
作为优选实施例，所述无铅导电膏的成分，选自银(Ag)、锡(Sn)、铜(Cu)、金(Au)、镍(Ni)、钯(Pd)或铂(Pt)中的单一成分或其两种以上成分的混合。
作为优选实施例，所述外端电极的材质，选自银(Ag)、金(Au)、铜(Cu)、镍(Ni)、钯(Pd)或铂(Pt)中的单一成分或其两种以上成分的混合，或其金属合金。
作为优选实施例，所述外端电极是以涂布、沾覆、蒸镀薄膜或溅镀薄膜制程制作。
本发明的另一主要目的在于提供一种晶片型二极体封装元件的制法，适用于制成不具外引脚的二极体封装元件，包括以下步骤：
1)使用两片呈180度镜射且相同结构的导线架冲制件，该导线架冲制件设有一片以上导线架，且设有两个或以上的定位孔，供两片相同结构的导线架冲制件翻转180度后利用定位孔对位；
2)对步骤1)的导线架冲制件的导线架，在联结二极体晶片的特定区域印上或点上无铅导电膏；
3)采用固晶机对二极体晶片植晶，经烘烤使两片呈180度镜射的导线架分别结合于二极体芯片的底部和顶部；
4)进行封胶及制得内部包裹二极体晶片及两片呈180度镜射的导线架的封胶体，且使得所述导线架成为所述封胶体的内电极；
5)施以涂布、沾银或薄膜制程，使得所述封胶体的两侧端部各自形成一外端电极，且与该封胶体的内电极构成电性连接；从而制得无外引脚的晶片型二极体封装元件。
本发明的晶片型二极体封装元件，是首创于封装后不留外引脚的二极体封装元件，具有以下有益效果：
1.二极体封装元件的外观，呈不留外引脚的晶片型结构，解决现有技术的外引脚的尺寸精度问题；
2.二极体封装元件产生半导体二极体特性的结构，在于二极体封装元件的内部，首创由两片相同结构的导线架以180度镜射的布置方式构成内电极，而二极体封装元件的外部两侧，具有外端电极，且与内电极电性接触，通过此结构而产生半导体二极体特性，具结构简单的特点；
3.不使用含铅锡膏的有铅制程，以无铅导电膏作为连接半导体二极体与导线架的连接材料，且制成无铅晶片型二极体封装元件；
4.二极体封装元件的外端电极，是以涂布、沾银、薄膜制程等方式制作，具制程简单及节省成本的特点；
5.二极体封装元件的制法，可使用单颗二极体晶片制成，或使用多颗二极体晶片且布置成阵列(Array)制成SMD型二极体封装元件，具多样用途晶片型二极体封装元件供选用的特点。
附图说明
图1为完成封装的IC或半导体封装元件的局部剖面图。
图2为现有技术中的二极体封装元件具有各种不同形态外引脚的说明图。
图3为本发明的晶片型二极体封装元件示意图。
图4为本发明的晶片型二极体封装元件在封装制程中使用两个相同导线架固定二极体的示意图。
图5为本发明的晶片型二极体封装元件在未制作外部端电极之前的半成品局部剖面图。
图6为本发明的晶片型二极体封装元件的局部剖面图。
图7为本发明的另一种型态晶片型二极体封装元件示意图。
附图标记
10 二极体封装元件            20 二极体晶片
30 导线架冲制件              31 导线架
33 导线架电极                35 定位孔
40 无铅导电膏                41 导电胶层
50 封胶体                    60 外端电极
80 IC或半导体封装元件        81 导线架
82 金线                      83 封装胶
84 IC或半导体晶片            85 外引脚
90 二极体封装元件
具体实施方式
如图3所示，本发明的二极体封装元件10，于两端具有外端电极60，且外观不留外引脚，本文定义为晶片型二极体封装元件10。
配合图4至图6所示，本发明的晶片型二极体封装元件10基本构造，至少包括一颗二极体晶片20、两片导线架电极33、一个封胶体50及两个外端电极60。
其关键技术在于：所述二极体晶片20及两片导线架电极33包裹于该封胶体50的内部，且该两片导线架电极33具相同结构，选自相同导线架元件，所以，该两片相同结构的导线架电极33，得以相对呈180度旋转镜射(下文简称为180度镜射)的布置方式，一端分别连接于所述二极体晶片20的上端部及下端部，另一端则各自延伸到该封胶体50的其中一侧的侧端面表面，且与被覆在该封胶体5侧端部的外端电极60，分别构成电性连接，使得本发明的二极体封装元件10通过此结构而产生半导体二极体特性。
为简洁说明，本文根据上面所述，将该两片导线架电极33与二极体晶片20及封胶体50三者之间的结构关系，定义为该两片导线架电极33构成本发明的晶片型二极体封装元件10的内电极，且与外端电极60构成电性连接，使得所述二极体晶片20产生半导体二极体特性。
如图7所示，本发明的晶片型二极体封装元件10的另一种具体实施例，至少包括一封胶体50包裹两颗以上(含两颗)二极体晶片20，每颗二极体晶片20各自对应两片导线架电极33构成内电极，且与所对应的两个外端电极60构成电性连接。
本发明的二极体晶片20，可选自瞬态电压抑制二极体(TVS Diode)、肖特基二极体(Schottky Diodes)、开关二极体(Switch Diode)、齐纳二极体(Zener Diode)或整流二极体(Rectifiers Diode)种的一种，但不以此为限，其他半导体晶粒植晶制程也都适用。
所述封胶体50可为陶瓷材料或塑胶材料，优选为使用环氧树脂。
如图4至图6所示，所述二极体晶片20及两片导线架电极33之间，使用无铅导电膏40构成一导电胶层41，将所述二极体晶片20及每片导线架电极33联结一起。
所述无铅导电膏40的成分，包含无铅导电金属，可选自银(Ag)、锡(Sn)、铜(Cu)、金(Au)、镍(Ni)、钯(Pd)或铂(Pt)中的单一成分或其两种以上成分的混合，但不以此为限。
所述外端电极60是以涂布、沾覆、蒸镀薄膜或溅镀薄膜制制作，其材质可选自银(Ag)、金(Au)、铜(Cu)、镍(Ni)、钯(Pd)或铂(Pt)中的单一成分或其两种以上成分的混合，或是其金属合金，但不以此为限。
据此，本发明的晶片型二极体封装元件10，可依据不同用途，使用单颗二极体晶片20制成，或使用多颗二极体晶片20且布置成阵列(Array)制成SMD型二极体封装元件。
如图4所示，本发明的晶片型二极体封装元件10制法，需预制一种导线架冲制件30，该导线架冲制件30的结构，设有一片以上(含一片)的导线架31，且设有两个或以上的定位孔35。关键技术在于：两片相同结构的导线架冲制件30翻转180度后，利用定位孔35的对位，可以相互呈180度镜射布置，有利于设计自动封装设备进行大量生产。
本发明的晶片型二极体封装元件10的制法，适用于制成含单颗或多颗二极体晶片20的晶片型二极体封装元件10，以下举含单颗二极体晶片20作具体说明，其步骤包括：
1.放置导线架冲制件30；
如图4所示，使用两片呈180度镜射的导线架冲制件30，且利用所设计的定位孔35准确定位。
2.点胶；
如图4所示，对导线架冲制件30的导线架31用于固定联结二极体晶片20的特定区域，印上或点上无铅导电膏40；
3.植晶及焊接；
如图4所示，采用固晶机对二极体晶片20植晶，且使二极体晶片20的底部与其中一片导线架31之间充满无铅导电膏40，二极体晶片20的顶部与另一片呈180度镜射的导线架31之间也充满无铅导电膏40，经烘烤后，使铅导电膏40硬化成导电胶层41，使得两片呈180度镜射的导线架31分别结合于二极体芯片20的底部和顶部；
4.封胶及制作内电极；
如图5所示，将完成焊接导线架31的二极体晶片20放入封装模中，经灌入半融化树脂及硬化后，制得内部包裹二极体晶片20及两片呈180度镜射的导线架31的封胶体50，经去除残胶及修整后，使得两片呈180度镜射的导线架31的一端各自延伸到该封胶体50的其中一侧的侧端面表面，而成为该封胶体50的导线架电极33，或称为晶片型二极体封装元件10的内电极；
5.制作外端电极；
如图5所示，接着对该封胶体50的两侧端部，施以涂布、沾银或薄膜制程，使该封胶体50的两侧端部形成外端电极60，且与为该封胶体50的导线架电极33(或称内电极)构成电性连接。
6.制得无外引脚的晶片型二极体封装元件10；
如图3所示或图7所示，成品经测试后，具备半导体二极体特性，即制得一种无外引脚的晶片型二极体封装元件10。
本发明的晶片型二极体封装元件10的制法，不使用含铅锡膏的有铅制程，可满足国际上各项环保要求，且所制成的二极体封装元件不具有外引脚，不但可解决现有技术的外引脚的尺寸精度问题，而且可提高封装速度与封装稳定度。

Claims (9)

1.一种晶片型二极体封装元件，不具有外引脚结构，其特征在于，至少包括：
一颗二极体晶片；
一个封胶体，将所述二极体晶片包裹在其内部；
两片相同结构的导线架电极，也包裹在该封胶体的内部，且以180度镜射布置方式，将其中一端各自连接于所述二极体晶片的上端部或下端部，另一端各自延伸到该封胶体的其中一侧的侧端面表面；
两个外端电极，各自被覆在该封胶体其中一侧的侧端部，且与所对应的导线架电极分别构成电性连接。
2.根据权利要求1所述的晶片型二极体封装元件，其中，所述封胶体的内部，包裹两颗或以上的二极体晶片，且每颗二极体晶片各自对应两片以180度镜射布置的导线架电极构成内电极，且与被覆在该封胶体的侧端部的两个相对应的外端电极分别构成电性连接。
3.根据权利要求1或2所述的晶片型二极体封装元件，其中，所述二极体晶片选自瞬态电压抑制二极体、肖特基二极体、开关二极体、齐纳二极体或整流二极体中的一种。
4.根据权利要求3所述的晶片型二极体封装元件，其中，所述封胶体为陶瓷材料或塑胶材料。
5.根据权利要求3所述的晶片型二极体封装元件，其中，所述二极体晶片及其所对应的两片导线架电极之间，以无铅导电膏构成一导电胶层，且将所述二极体晶片及每片导线架电极联结到一起。
6.根据权利要求5所述的晶片型二极体封装元件，其中，所述无铅导电膏的成分，选自银、锡、铜、金、镍、钯或铂中的单一成分或其中两种以上成分的混合。
7.根据权利要求3所述的晶片型二极体封装元件，其中，所述外端电极的材质，选自银、金、铜、镍、钯或铂中的单一成分或其中两种以上成分的混合，或其金属合金。
8.根据权利要求7所述的晶片型二极体封装元件，其中，所述外端电极是以涂布、沾覆、蒸镀薄膜或溅镀薄膜制程制作。
9.一种晶片型二极体封装元件的制法，用于制成不具外引脚的二极体封装元件，其特征在于，包括以下步骤：
1)使用两片呈180度镜射且相同结构的导线架冲制件，该导线架冲制件设有一片以上导线架，且设有两个或以上的定位孔，供两片相同结构的导线架冲制件翻转180度后利用定位孔对位；
2)对步骤1)的导线架冲制件的导线架，在联结二极体晶片的特定区域印上或点上无铅导电膏；
3)采用固晶机对二极体晶片植晶，经烘烤使两片呈180度镜射的导线架分别结合于二极体芯片的底部和顶部；
4)进行封胶及制得内部包裹二极体晶片及两片呈180度镜射的导线架的封胶体，且使得所述导线架成为所述封胶体的内电极；
5)施以涂布、沾银或薄膜制程，使得所述封胶体的两侧端部各自形成一外端电极，且与该封胶体的内电极构成电性连接；从而制得无外引脚的晶片型二极体封装元件。
CN201410605779.XA 2013-11-05 2014-10-31 一种晶片型二极体封装元件及其制法 Active CN104319268B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW102140150A TWI559576B (zh) 2013-11-05 2013-11-05 A chip type diode package element and its manufacturing method
TW102140150 2013-11-05

Publications (2)

Publication Number Publication Date
CN104319268A true CN104319268A (zh) 2015-01-28
CN104319268B CN104319268B (zh) 2017-12-01

Family

ID=52374479

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410605779.XA Active CN104319268B (zh) 2013-11-05 2014-10-31 一种晶片型二极体封装元件及其制法

Country Status (6)

Country Link
US (1) US9165872B2 (zh)
JP (1) JP2015090982A (zh)
KR (1) KR101650895B1 (zh)
CN (1) CN104319268B (zh)
DE (1) DE102014115657A1 (zh)
TW (1) TWI559576B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3059761A3 (en) * 2015-02-17 2016-11-02 SFI Electronics Technology Inc. Surface-mount device with one or more dies between two circuit boards and process for producing the same

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180094345A (ko) * 2017-02-15 2018-08-23 주식회사 모다이노칩 칩 패키지
CN114093836A (zh) * 2020-12-05 2022-02-25 福建福顺半导体制造有限公司 一种新型高压mos贴片

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54104787A (en) * 1978-02-03 1979-08-17 Toshiba Corp Lead frame for photo coupling element
JPS59143348A (ja) * 1983-02-07 1984-08-16 Hitachi Ltd 電子部品
US5614759A (en) * 1994-07-12 1997-03-25 General Instrument Corp. Automated assembly of semiconductor devices using a pair of lead frames
CN1157057A (zh) * 1995-05-12 1997-08-13 菲利浦电子有限公司 制造适于表面贴装的半导体器件的方法
JP2009105334A (ja) * 2007-10-25 2009-05-14 Spansion Llc 半導体装置及びその製造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5103289A (en) * 1990-02-06 1992-04-07 Square D Company Dual sip package structures
JPH06310362A (ja) * 1993-04-24 1994-11-04 Taiyo Yuden Co Ltd リードフレーム及びその製造方法
US20020113301A1 (en) * 2001-02-20 2002-08-22 Tai Pei Ling Leadless semiconductor package
TWI233195B (en) * 2003-12-19 2005-05-21 Concord Semiconductor Corp Method of distributing conducting adhesive to lead frame
JP2005286121A (ja) * 2004-03-30 2005-10-13 Toshiba Corp 半導体装置及びその製造方法
JP4503046B2 (ja) * 2007-05-30 2010-07-14 株式会社東芝 半導体装置の製造方法
TWI394176B (zh) * 2009-03-06 2013-04-21 Sfi Electronics Technology Inc 一種晶片型熱敏電阻及其製法
US8981539B2 (en) * 2013-06-10 2015-03-17 Alpha & Omega Semiconductor, Inc. Packaged power semiconductor with interconnection of dies and metal clips on lead frame
US8957510B2 (en) * 2013-07-03 2015-02-17 Freescale Semiconductor, Inc. Using an integrated circuit die configuration for package height reduction
US8987881B2 (en) * 2013-07-10 2015-03-24 Freescale Semiconductor, Inc. Hybrid lead frame and ball grid array package

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54104787A (en) * 1978-02-03 1979-08-17 Toshiba Corp Lead frame for photo coupling element
JPS59143348A (ja) * 1983-02-07 1984-08-16 Hitachi Ltd 電子部品
US5614759A (en) * 1994-07-12 1997-03-25 General Instrument Corp. Automated assembly of semiconductor devices using a pair of lead frames
CN1157057A (zh) * 1995-05-12 1997-08-13 菲利浦电子有限公司 制造适于表面贴装的半导体器件的方法
JP2009105334A (ja) * 2007-10-25 2009-05-14 Spansion Llc 半導体装置及びその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3059761A3 (en) * 2015-02-17 2016-11-02 SFI Electronics Technology Inc. Surface-mount device with one or more dies between two circuit boards and process for producing the same
TWI651830B (zh) * 2015-02-17 2019-02-21 立昌先進科技股份有限公司 多功能小型化表面黏著型電子元件及其製法

Also Published As

Publication number Publication date
TWI559576B (zh) 2016-11-21
KR101650895B1 (ko) 2016-08-24
US20150123254A1 (en) 2015-05-07
TW201519475A (zh) 2015-05-16
DE102014115657A1 (de) 2015-05-07
CN104319268B (zh) 2017-12-01
US9165872B2 (en) 2015-10-20
KR20150051884A (ko) 2015-05-13
JP2015090982A (ja) 2015-05-11

Similar Documents

Publication Publication Date Title
CN207781575U (zh) 经封装的电子装置
CN108648901B (zh) 电子元件以及电感的制造方法
KR101650896B1 (ko) 소형화된 smd 다이오드 패키지 및 이를 생산하기 위한 공정
CN104319268A (zh) 一种晶片型二极体封装元件及其制法
US10529680B2 (en) Encapsulated electronic device mounted on a redistribution layer
TW201735200A (zh) 具堅實導電及導熱性銅質線路之電路元件封裝方法及其封裝體
EP3319122B1 (en) Semiconductor device with wettable corner leads
CN105489741A (zh) 一种led倒装芯片的压模封装工艺
CN102280431B (zh) 具有保护层的半导体封装及其制作方法
TWI719517B (zh) 一種貼片式單顆小尺寸及陣列型之晶片半導體元件之封裝方法
CN102709199B (zh) 包覆基板侧边的模封阵列处理方法
CN104112811B (zh) 一种led的封装方法
CN106298749B (zh) 发光二极管、电子器件及其制作方法
US8022516B2 (en) Metal leadframe package with secure feature
CN103594602A (zh) 贴有绝缘材料的smd-led支架、贴片型led及其制造方法
CN219476684U (zh) 一种含控制元件的smd led
CN217641396U (zh) 一种微型led芯片封装结构
CN202871785U (zh) 触发整流集成器件
CN104037093A (zh) 一种基于aaqfn的二次曝光和二次塑封的封装件及其制作工艺
CN100361293C (zh) 内含无源元件的外露式有源元件基座模块
TWI520233B (zh) 離散式電路元件之微型封裝
CN103594603A (zh) 一种新型的smd-led支架、贴片型led及其制造方法
CN104112674A (zh) 半导体封装件的制法
CN102956572A (zh) 一种新型电子器件的封装
CN104037092A (zh) 一种基于aaqfn的二次曝光和塑封技术的封装件及其制作工艺

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant