CN101546748A - 半导体装置及其制造方法 - Google Patents

半导体装置及其制造方法 Download PDF

Info

Publication number
CN101546748A
CN101546748A CN200910139117A CN200910139117A CN101546748A CN 101546748 A CN101546748 A CN 101546748A CN 200910139117 A CN200910139117 A CN 200910139117A CN 200910139117 A CN200910139117 A CN 200910139117A CN 101546748 A CN101546748 A CN 101546748A
Authority
CN
China
Prior art keywords
etching
conductive layer
film
mentioned
stopper film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN200910139117A
Other languages
English (en)
Chinese (zh)
Inventor
上杉胜洋
片山克生
酒井克尚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Publication of CN101546748A publication Critical patent/CN101546748A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H10W20/077—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers on sidewalls or on top surfaces of conductors

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
CN200910139117A 2004-09-22 2005-09-22 半导体装置及其制造方法 Pending CN101546748A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004275565 2004-09-22
JP2004275565A JP2006093330A (ja) 2004-09-22 2004-09-22 半導体装置およびその製造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNB2005101063761A Division CN100499068C (zh) 2004-09-22 2005-09-22 半导体装置及其制造方法

Publications (1)

Publication Number Publication Date
CN101546748A true CN101546748A (zh) 2009-09-30

Family

ID=36074618

Family Applications (2)

Application Number Title Priority Date Filing Date
CN200910139117A Pending CN101546748A (zh) 2004-09-22 2005-09-22 半导体装置及其制造方法
CNB2005101063761A Expired - Fee Related CN100499068C (zh) 2004-09-22 2005-09-22 半导体装置及其制造方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
CNB2005101063761A Expired - Fee Related CN100499068C (zh) 2004-09-22 2005-09-22 半导体装置及其制造方法

Country Status (5)

Country Link
US (3) US7301237B2 (https=)
JP (1) JP2006093330A (https=)
KR (1) KR20060051496A (https=)
CN (2) CN101546748A (https=)
TW (1) TW200618177A (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070293034A1 (en) * 2006-06-15 2007-12-20 Macronix International Co., Ltd. Unlanded via process without plasma damage
US9391020B2 (en) * 2014-03-31 2016-07-12 Stmicroelectronics, Inc. Interconnect structure having large self-aligned vias

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2953188B2 (ja) 1992-04-24 1999-09-27 日本電気株式会社 半導体装置の製造方法
JP3297220B2 (ja) * 1993-10-29 2002-07-02 株式会社東芝 半導体装置の製造方法および半導体装置
JPH097970A (ja) 1995-06-21 1997-01-10 Sanyo Electric Co Ltd 半導体装置の製造方法
TW337608B (en) * 1997-10-29 1998-08-01 United Microelectronics Corp Process for producing unlanded via
JP2000294631A (ja) 1999-04-05 2000-10-20 Mitsubishi Electric Corp 半導体装置及びその製造方法
KR100303366B1 (ko) * 1999-06-29 2001-11-01 박종섭 반도체 소자의 배선 형성방법
KR100575227B1 (ko) * 2000-04-28 2006-05-02 동경 엘렉트론 주식회사 반도체 장치 및 그 제조 방법
JP2002009152A (ja) * 2000-06-21 2002-01-11 Nec Corp 半導体装置及びその製造方法
US20030148618A1 (en) * 2002-02-07 2003-08-07 Applied Materials, Inc. Selective metal passivated copper interconnect with zero etch stops

Also Published As

Publication number Publication date
JP2006093330A (ja) 2006-04-06
US7301237B2 (en) 2007-11-27
US7465662B2 (en) 2008-12-16
KR20060051496A (ko) 2006-05-19
US20090137114A1 (en) 2009-05-28
CN100499068C (zh) 2009-06-10
US20080045006A1 (en) 2008-02-21
US20060063372A1 (en) 2006-03-23
CN1758425A (zh) 2006-04-12
TW200618177A (en) 2006-06-01

Similar Documents

Publication Publication Date Title
TW556327B (en) Semiconductor device and manufacturing method thereof
KR100430472B1 (ko) 듀얼 다마신 공정을 이용한 배선 형성 방법
US6211063B1 (en) Method to fabricate self-aligned dual damascene structures
JP2000294628A (ja) 半導体装置およびその製造方法
US7491640B2 (en) Method of manufacturing semiconductor device
US6246120B1 (en) Sidewalls for guiding the via etch
US20230369111A1 (en) Integrated circuit devices including metal structures having a curved interface and methods of forming the same
JPH10135331A (ja) 半導体装置のコンタクトホール形成方法
CN101546748A (zh) 半导体装置及其制造方法
US5946593A (en) Semiconductor device manufacturing method
JP2000269325A (ja) 半導体装置およびその製造方法
KR20030009126A (ko) 반도체 장치 및 그 제조 방법
JP3040500B2 (ja) 半導体装置の製造方法
KR100511092B1 (ko) 반도체소자의 금속배선 형성방법_
JPH10163316A (ja) 半導体装置における埋め込み配線の形成方法
JPH10144787A (ja) 半導体装置及びその製造方法
US7871829B2 (en) Metal wiring of semiconductor device and method of fabricating the same
JPH10256373A (ja) 半導体装置及び半導体装置の製造方法
JPH08241924A (ja) 接続孔を有する半導体装置及びその製造方法
KR0172725B1 (ko) 반도체 소자의 다층 금속배선 형성방법
KR100225945B1 (ko) 반도체 소자의 소자분리막 형성방법
JP2008306207A (ja) 半導体装置およびその製造方法
KR20040001967A (ko) 반도체 소자의 금속배선 제조방법
JP2002217286A (ja) 半導体装置の製造方法
JPH05109729A (ja) 半導体装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20090930