CN101499324A - 半导体存储装置 - Google Patents
半导体存储装置 Download PDFInfo
- Publication number
- CN101499324A CN101499324A CNA2009100070361A CN200910007036A CN101499324A CN 101499324 A CN101499324 A CN 101499324A CN A2009100070361 A CNA2009100070361 A CN A2009100070361A CN 200910007036 A CN200910007036 A CN 200910007036A CN 101499324 A CN101499324 A CN 101499324A
- Authority
- CN
- China
- Prior art keywords
- voltage
- storage unit
- transistor
- signal
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C29/50004—Marginal testing, e.g. race, voltage or current testing of threshold voltage
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
Abstract
Description
Claims (7)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008018554A JP5166894B2 (ja) | 2008-01-30 | 2008-01-30 | 半導体記憶装置 |
JP2008-018554 | 2008-01-30 | ||
JP2008018554 | 2008-01-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101499324A true CN101499324A (zh) | 2009-08-05 |
CN101499324B CN101499324B (zh) | 2013-07-31 |
Family
ID=40899063
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009100070361A Active CN101499324B (zh) | 2008-01-30 | 2009-02-01 | 半导体存储装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7835188B2 (zh) |
JP (1) | JP5166894B2 (zh) |
KR (1) | KR101134954B1 (zh) |
CN (1) | CN101499324B (zh) |
TW (1) | TWI470636B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103971738A (zh) * | 2013-01-28 | 2014-08-06 | 英飞凌科技股份有限公司 | 用于存储装置的自适应比特率编程的系统和方法 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5485816B2 (ja) * | 2010-06-28 | 2014-05-07 | ラピスセミコンダクタ株式会社 | 不揮発性半導体メモリ |
JP5922935B2 (ja) * | 2012-01-24 | 2016-05-24 | エスアイアイ・セミコンダクタ株式会社 | 不揮発性メモリ装置の読出し回路 |
JP6001296B2 (ja) * | 2012-03-28 | 2016-10-05 | ラピスセミコンダクタ株式会社 | 半導体メモリ |
US9218883B2 (en) * | 2013-03-15 | 2015-12-22 | West Virginia University | Continuous-time floating gate memory cell programming |
JP6370151B2 (ja) * | 2014-07-31 | 2018-08-08 | エイブリック株式会社 | 半導体集積回路装置及びその出力電圧調整方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1116399A (ja) * | 1997-06-24 | 1999-01-22 | Iwate Toshiba Electron Kk | メモリセルの電気的特性測定方法、及び半導体記憶装置 |
CN1892905A (zh) * | 2005-06-03 | 2007-01-10 | 秦蒙达股份公司 | 用于非易失性半导体存储单元的检测方案 |
US20070237013A1 (en) * | 2006-03-29 | 2007-10-11 | Ng Philip S | Indirect measurement of negative margin voltages in endurance testing of EEPROM cells |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62114200A (ja) * | 1985-11-13 | 1987-05-25 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JP2558904B2 (ja) * | 1990-01-19 | 1996-11-27 | 株式会社東芝 | 半導体集積回路 |
JP3074015B2 (ja) * | 1990-11-27 | 2000-08-07 | 松下電器産業株式会社 | 半導体装置 |
EP0753859B1 (en) * | 1995-07-14 | 2000-01-26 | STMicroelectronics S.r.l. | Method for setting the threshold voltage of a reference memory cell |
GB2321737A (en) * | 1997-01-30 | 1998-08-05 | Motorola Inc | Circuit and method of measuring the negative threshold voltage of a non-volatile memory cell |
JP2000173299A (ja) * | 1998-12-02 | 2000-06-23 | Denso Corp | メモリトランジスタのしきい値評価方法及び半導体メモリ装置 |
US6226200B1 (en) * | 1999-11-17 | 2001-05-01 | Motorola Inc. | In-circuit memory array bit cell threshold voltage distribution measurement |
KR20030058389A (ko) * | 2001-12-31 | 2003-07-07 | 삼성전자주식회사 | 반도체 메모리 장치의 Vpp 레벨 제어 회로 및 이를이용한 셀 테스트 방법 |
KR100460459B1 (ko) * | 2002-07-30 | 2004-12-08 | 삼성전자주식회사 | 향상된 테스트 모드를 갖는 반도체 메모리 장치 |
KR100542701B1 (ko) * | 2003-11-18 | 2006-01-11 | 주식회사 하이닉스반도체 | 낸드 플래시 메모리 소자의 문턱전압 측정 방법 |
KR100718039B1 (ko) | 2006-04-06 | 2007-05-14 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 테스트 모드 제어 회로 |
WO2008024688A2 (en) * | 2006-08-25 | 2008-02-28 | Micron Technology, Inc. | Method, apparatus and system relating to automatic cell threshold voltage measurement |
JP2008052841A (ja) * | 2006-08-25 | 2008-03-06 | Micron Technology Inc | 自動セル閾値電圧測定に関する方法、装置及びシステム |
-
2008
- 2008-01-30 JP JP2008018554A patent/JP5166894B2/ja active Active
-
2009
- 2009-01-23 TW TW98103111A patent/TWI470636B/zh active
- 2009-01-29 US US12/361,620 patent/US7835188B2/en active Active
- 2009-01-30 KR KR1020090007695A patent/KR101134954B1/ko active IP Right Grant
- 2009-02-01 CN CN2009100070361A patent/CN101499324B/zh active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1116399A (ja) * | 1997-06-24 | 1999-01-22 | Iwate Toshiba Electron Kk | メモリセルの電気的特性測定方法、及び半導体記憶装置 |
CN1892905A (zh) * | 2005-06-03 | 2007-01-10 | 秦蒙达股份公司 | 用于非易失性半导体存储单元的检测方案 |
US20070237013A1 (en) * | 2006-03-29 | 2007-10-11 | Ng Philip S | Indirect measurement of negative margin voltages in endurance testing of EEPROM cells |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103971738A (zh) * | 2013-01-28 | 2014-08-06 | 英飞凌科技股份有限公司 | 用于存储装置的自适应比特率编程的系统和方法 |
CN103971738B (zh) * | 2013-01-28 | 2017-08-15 | 英飞凌科技股份有限公司 | 用于存储装置的自适应比特率编程的系统和方法 |
Also Published As
Publication number | Publication date |
---|---|
US7835188B2 (en) | 2010-11-16 |
JP2009181619A (ja) | 2009-08-13 |
TWI470636B (zh) | 2015-01-21 |
KR101134954B1 (ko) | 2012-04-10 |
KR20090083882A (ko) | 2009-08-04 |
JP5166894B2 (ja) | 2013-03-21 |
TW200951973A (en) | 2009-12-16 |
US20090190407A1 (en) | 2009-07-30 |
CN101499324B (zh) | 2013-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100226597B1 (ko) | 셀임계치분포 검지회로 및 셀임계치 분포 검지방법 | |
CN101499324B (zh) | 半导体存储装置 | |
US7636263B2 (en) | Semiconductor memory having function to determine semiconductor low current | |
US6281716B1 (en) | Potential detect circuit for detecting whether output potential of potential generation circuit has arrived at target potential or not | |
CN107886985B (zh) | 非易失性半导体存储装置 | |
US9105357B2 (en) | Semiconductor memory device and defective judging method thereof | |
US20090003076A1 (en) | Memory device and reading method | |
JPH11328987A (ja) | 不揮発性半導体記憶装置 | |
CN101763887B (zh) | 一种存储器单元读取装置及读取方法 | |
US20070274116A1 (en) | Multi-level voltage adjustment | |
JPH08273380A (ja) | 半導体記憶装置及び半導体記憶装置からのデータ読み出 し方法 | |
US6490198B2 (en) | Test methods for semiconductor non-volatile memories | |
KR20100098857A (ko) | 반도체 메모리 장치의 전류 감지 특성 평가 장치 및 방법 | |
CN103714863A (zh) | 测试闪存单元电流分布的系统及方法 | |
US8331157B2 (en) | Semiconductor memory device | |
JP6001296B2 (ja) | 半導体メモリ | |
CN117558334B (zh) | 一种eeprom单元的数据存储时间检测电路及方法 | |
KR100548720B1 (ko) | 이진 검색 방법을 이용한 문턱전압 측정방법 | |
KR100547040B1 (ko) | 십진 검색 방법을 이용한 문턱전압 측정방법 | |
JP2006216196A (ja) | 不揮発性半導体記憶装置 | |
JP2003059299A (ja) | 半導体記憶装置とそのテスト方法 | |
CN101206920A (zh) | 减小存储单元写入扰乱的方法 | |
KR20070013035A (ko) | 낸드 플래시 메모리 소자의 문턱 전압 측정 방법 | |
CN107437434A (zh) | 高压电平位移电路和非易失性存储器 | |
JPH10275485A (ja) | 不揮発性半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20160318 Address after: Chiba County, Japan Patentee after: DynaFine Semiconductor Co.,Ltd. Address before: Chiba, Chiba, Japan Patentee before: Seiko Instruments Inc. |
|
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Chiba County, Japan Patentee after: ABLIC Inc. Address before: Chiba County, Japan Patentee before: DynaFine Semiconductor Co.,Ltd. |
|
CP02 | Change in the address of a patent holder | ||
CP02 | Change in the address of a patent holder |
Address after: Nagano Patentee after: ABLIC Inc. Address before: Chiba County, Japan Patentee before: ABLIC Inc. |