BR112014005202A2 - método de alívio de soldagem e dispositivo semicondutor que emprega o mesmo - Google Patents
método de alívio de soldagem e dispositivo semicondutor que emprega o mesmoInfo
- Publication number
- BR112014005202A2 BR112014005202A2 BR112014005202A BR112014005202A BR112014005202A2 BR 112014005202 A2 BR112014005202 A2 BR 112014005202A2 BR 112014005202 A BR112014005202 A BR 112014005202A BR 112014005202 A BR112014005202 A BR 112014005202A BR 112014005202 A2 BR112014005202 A2 BR 112014005202A2
- Authority
- BR
- Brazil
- Prior art keywords
- semiconductor device
- substrate
- same
- foreground
- locations
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 5
- 238000000034 method Methods 0.000 title abstract 3
- 238000003466 welding Methods 0.000 title 1
- 239000000758 substrate Substances 0.000 abstract 4
- 239000008393 encapsulating agent Substances 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Combinations Of Printed Boards (AREA)
Abstract
resumo método de alívio de soldagem e dispositivo semicondutor que emprega o mesmo um dispositivo semicondutor inclui um substrato tendo um primeiro lado e um segundo lado, o segundo lado tendo um local de montagem para pelo menos um elemento semicondutor, e o primeiro lado tendo uma pluralidade de locais eletricamente conectados aos locais no segundo lado. uma pluralidade de interconexões eletricamente condutoras são fornecidas nos locais, cada uma tendo uma primeira extremidade anexa no local e uma segunda extremidade espaçada do substrato, e um encapsulante parcialmente encapsula uma pluralidade de interconexões e tem uma superfície que se encontra em um primeiro plano. as segundas extremidades estão localizadas no lado do primeiro plano oposto a partir do primeiro lado do substrato, um espaço anular no encapsulante cerca cada de uma pluralidade de interconexões eletricamente condutoras, e o espaço anular tem um fundo localizado entre o primeiro plano e o primeiro lado do substrato. também um método para fazer tal dispositivo semiconductor. 1/1
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/228,925 US8461676B2 (en) | 2011-09-09 | 2011-09-09 | Soldering relief method and semiconductor device employing same |
PCT/US2012/054491 WO2013036948A1 (en) | 2011-09-09 | 2012-09-10 | Soldering relief method and semiconductor device employing same |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112014005202A2 true BR112014005202A2 (pt) | 2017-03-21 |
Family
ID=46981087
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112014005202A BR112014005202A2 (pt) | 2011-09-09 | 2012-09-10 | método de alívio de soldagem e dispositivo semicondutor que emprega o mesmo |
Country Status (7)
Country | Link |
---|---|
US (2) | US8461676B2 (pt) |
EP (1) | EP2754169B1 (pt) |
JP (1) | JP5905104B2 (pt) |
KR (1) | KR101610349B1 (pt) |
CN (1) | CN103782377B (pt) |
BR (1) | BR112014005202A2 (pt) |
WO (1) | WO2013036948A1 (pt) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8742603B2 (en) | 2010-05-20 | 2014-06-03 | Qualcomm Incorporated | Process for improving package warpage and connection reliability through use of a backside mold configuration (BSMC) |
US8461676B2 (en) | 2011-09-09 | 2013-06-11 | Qualcomm Incorporated | Soldering relief method and semiconductor device employing same |
TWI624016B (zh) * | 2017-08-16 | 2018-05-11 | 矽品精密工業股份有限公司 | 電子封裝件及其製法 |
JP7130047B2 (ja) * | 2017-12-06 | 2022-09-02 | 安徽▲雲▼塔▲電▼子科技有限公司 | 集積回路モジュール構造及びその製作方法 |
TWI800591B (zh) * | 2018-01-15 | 2023-05-01 | 美商艾馬克科技公司 | 半導體封裝以及其製造方法 |
US10861779B2 (en) | 2018-06-22 | 2020-12-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package having an electrical contact with a high-melting-point part and method of manufacturing the same |
US10950529B2 (en) | 2018-08-30 | 2021-03-16 | Advanced Semiconductor Engineering Korea, Inc. | Semiconductor device package |
Family Cites Families (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5438224A (en) | 1992-04-23 | 1995-08-01 | Motorola, Inc. | Integrated circuit package having a face-to-face IC chip arrangement |
JP3137322B2 (ja) * | 1996-07-12 | 2001-02-19 | 富士通株式会社 | 半導体装置の製造方法及び半導体装置製造用金型及び半導体装置 |
JP2825083B2 (ja) | 1996-08-20 | 1998-11-18 | 日本電気株式会社 | 半導体素子の実装構造 |
JP2861965B2 (ja) | 1996-09-20 | 1999-02-24 | 日本電気株式会社 | 突起電極の形成方法 |
JPH10125720A (ja) | 1996-10-17 | 1998-05-15 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
US6137164A (en) | 1998-03-16 | 2000-10-24 | Texas Instruments Incorporated | Thin stacked integrated circuit device |
JP2000058709A (ja) | 1998-08-17 | 2000-02-25 | Nec Corp | 突起電極構造および突起電極形成方法 |
JP2000150557A (ja) | 1998-11-13 | 2000-05-30 | Hitachi Ltd | 半導体装置およびその製造方法 |
US6181569B1 (en) | 1999-06-07 | 2001-01-30 | Kishore K. Chakravorty | Low cost chip size package and method of fabricating the same |
TW417839U (en) | 1999-07-30 | 2001-01-01 | Shen Ming Tung | Stacked memory module structure and multi-layered stacked memory module structure using the same |
JP2001203318A (ja) | 1999-12-17 | 2001-07-27 | Texas Instr Inc <Ti> | 複数のフリップチップを備えた半導体アセンブリ |
US6462421B1 (en) | 2000-04-10 | 2002-10-08 | Advanced Semicondcutor Engineering, Inc. | Multichip module |
US7247932B1 (en) | 2000-05-19 | 2007-07-24 | Megica Corporation | Chip package with capacitor |
JP3798620B2 (ja) | 2000-12-04 | 2006-07-19 | 富士通株式会社 | 半導体装置の製造方法 |
JP4087080B2 (ja) | 2001-05-17 | 2008-05-14 | 株式会社日立製作所 | 配線基板の製造方法およびマルチップモジュールの製造方法 |
JP4023159B2 (ja) | 2001-07-31 | 2007-12-19 | ソニー株式会社 | 半導体装置の製造方法及び積層半導体装置の製造方法 |
JP3418385B2 (ja) | 2001-08-10 | 2003-06-23 | 沖電気工業株式会社 | 半導体集積回路パッケージの形成方法およびその製造方法 |
SG115455A1 (en) * | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Methods for assembly and packaging of flip chip configured dice with interposer |
US7323767B2 (en) * | 2002-04-25 | 2008-01-29 | Micron Technology, Inc. | Standoffs for centralizing internals in packaging process |
TW544784B (en) | 2002-05-27 | 2003-08-01 | Via Tech Inc | High density integrated circuit packages and method for the same |
US6798057B2 (en) | 2002-11-05 | 2004-09-28 | Micron Technology, Inc. | Thin stacked ball-grid array package |
JP2004240233A (ja) | 2003-02-07 | 2004-08-26 | Tamura Kaken Co Ltd | ソルダーレジスト組成物、回路基板及びその製造方法 |
US6815254B2 (en) | 2003-03-10 | 2004-11-09 | Freescale Semiconductor, Inc. | Semiconductor package with multiple sides having package contacts |
US6856009B2 (en) | 2003-03-11 | 2005-02-15 | Micron Technology, Inc. | Techniques for packaging multiple device components |
US7070207B2 (en) | 2003-04-22 | 2006-07-04 | Ibiden Co., Ltd. | Substrate for mounting IC chip, multilayerd printed circuit board, and device for optical communication |
JP3879853B2 (ja) | 2003-10-10 | 2007-02-14 | セイコーエプソン株式会社 | 半導体装置、回路基板及び電子機器 |
JP4865197B2 (ja) | 2004-06-30 | 2012-02-01 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
US7205177B2 (en) | 2004-07-01 | 2007-04-17 | Interuniversitair Microelektronica Centrum (Imec) | Methods of bonding two semiconductor devices |
US7187068B2 (en) | 2004-08-11 | 2007-03-06 | Intel Corporation | Methods and apparatuses for providing stacked-die devices |
KR100639702B1 (ko) | 2004-11-26 | 2006-10-30 | 삼성전자주식회사 | 패키지된 반도체 다이 및 그 제조방법 |
US7393770B2 (en) * | 2005-05-19 | 2008-07-01 | Micron Technology, Inc. | Backside method for fabricating semiconductor components with conductive interconnects |
US7394148B2 (en) | 2005-06-20 | 2008-07-01 | Stats Chippac Ltd. | Module having stacked chip scale semiconductor packages |
FR2893764B1 (fr) | 2005-11-21 | 2008-06-13 | St Microelectronics Sa | Boitier semi-conducteur empilable et procede pour sa fabrication |
JP4929784B2 (ja) | 2006-03-27 | 2012-05-09 | 富士通株式会社 | 多層配線基板、半導体装置およびソルダレジスト |
JP4171499B2 (ja) | 2006-04-10 | 2008-10-22 | 日立電線株式会社 | 電子装置用基板およびその製造方法、並びに電子装置およびその製造方法 |
US7749882B2 (en) | 2006-08-23 | 2010-07-06 | Micron Technology, Inc. | Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices |
US20080116574A1 (en) | 2006-11-17 | 2008-05-22 | Powertech Technology Inc. | BGA package with encapsulation on bottom of substrate |
US7656031B2 (en) | 2007-02-05 | 2010-02-02 | Bridge Semiconductor Corporation | Stackable semiconductor package having metal pin within through hole of package |
JP5003260B2 (ja) | 2007-04-13 | 2012-08-15 | 日本電気株式会社 | 半導体装置およびその製造方法 |
US8409920B2 (en) | 2007-04-23 | 2013-04-02 | Stats Chippac Ltd. | Integrated circuit package system for package stacking and method of manufacture therefor |
KR20080102022A (ko) | 2007-05-17 | 2008-11-24 | 삼성전자주식회사 | 회로기판의 제조방법, 반도체 패키지의 제조방법, 이에의해 제조된 회로기판 및 반도체 패키지 |
KR100876083B1 (ko) | 2007-06-18 | 2008-12-26 | 삼성전자주식회사 | 반도체 칩 패키지 및 이를 포함하는 반도체 패키지 |
KR101387706B1 (ko) | 2007-08-17 | 2014-04-23 | 삼성전자주식회사 | 반도체 칩 패키지, 그 제조 방법 및 이를 포함하는 전자소자 |
US7777351B1 (en) * | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
JP5394625B2 (ja) | 2007-10-05 | 2014-01-22 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
US7956453B1 (en) * | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7901987B2 (en) | 2008-03-19 | 2011-03-08 | Stats Chippac Ltd. | Package-on-package system with internal stacking module interposer |
JP5179920B2 (ja) * | 2008-03-28 | 2013-04-10 | 日本特殊陶業株式会社 | 多層配線基板 |
TWI362732B (en) | 2008-04-07 | 2012-04-21 | Nanya Technology Corp | Multi-chip stack package |
US7871861B2 (en) | 2008-06-25 | 2011-01-18 | Stats Chippac Ltd. | Stacked integrated circuit package system with intra-stack encapsulation |
US7871862B2 (en) | 2008-09-08 | 2011-01-18 | Stats Chippac Ltd. | Ball grid array package stacking system |
US7642128B1 (en) * | 2008-12-12 | 2010-01-05 | Stats Chippac, Ltd. | Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP |
JP2010147153A (ja) | 2008-12-17 | 2010-07-01 | Shinko Electric Ind Co Ltd | 半導体装置及びその製造方法 |
TWI499024B (zh) | 2009-01-07 | 2015-09-01 | Advanced Semiconductor Eng | 堆疊式多封裝構造裝置、半導體封裝構造及其製造方法 |
JP5425584B2 (ja) * | 2009-10-15 | 2014-02-26 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
US8008121B2 (en) | 2009-11-04 | 2011-08-30 | Stats Chippac, Ltd. | Semiconductor package and method of mounting semiconductor die to opposite sides of TSV substrate |
US8466997B2 (en) * | 2009-12-31 | 2013-06-18 | Stmicroelectronics Pte Ltd. | Fan-out wafer level package for an optical sensor and method of manufacture thereof |
US8436255B2 (en) | 2009-12-31 | 2013-05-07 | Stmicroelectronics Pte Ltd. | Fan-out wafer level package with polymeric layer for high reliability |
US8492262B2 (en) | 2010-02-16 | 2013-07-23 | International Business Machines Corporation | Direct IMS (injection molded solder) without a mask for forming solder bumps on substrates |
KR101680082B1 (ko) * | 2010-05-07 | 2016-11-29 | 삼성전자 주식회사 | 웨이퍼 레벨 패키지 및 웨이퍼 레벨 패키지의 형성방법 |
US8742603B2 (en) | 2010-05-20 | 2014-06-03 | Qualcomm Incorporated | Process for improving package warpage and connection reliability through use of a backside mold configuration (BSMC) |
US8378477B2 (en) * | 2010-09-14 | 2013-02-19 | Stats Chippac Ltd. | Integrated circuit packaging system with film encapsulation and method of manufacture thereof |
US8461676B2 (en) | 2011-09-09 | 2013-06-11 | Qualcomm Incorporated | Soldering relief method and semiconductor device employing same |
-
2011
- 2011-09-09 US US13/228,925 patent/US8461676B2/en active Active
-
2012
- 2012-09-10 EP EP12769214.3A patent/EP2754169B1/en active Active
- 2012-09-10 KR KR1020147009409A patent/KR101610349B1/ko not_active IP Right Cessation
- 2012-09-10 WO PCT/US2012/054491 patent/WO2013036948A1/en unknown
- 2012-09-10 CN CN201280043608.1A patent/CN103782377B/zh active Active
- 2012-09-10 JP JP2014529953A patent/JP5905104B2/ja not_active Expired - Fee Related
- 2012-09-10 BR BR112014005202A patent/BR112014005202A2/pt not_active IP Right Cessation
-
2013
- 2013-05-09 US US13/890,625 patent/US8841168B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US8461676B2 (en) | 2013-06-11 |
JP2014528166A (ja) | 2014-10-23 |
US20130062746A1 (en) | 2013-03-14 |
KR101610349B1 (ko) | 2016-04-08 |
EP2754169B1 (en) | 2019-11-27 |
WO2013036948A1 (en) | 2013-03-14 |
US20130244384A1 (en) | 2013-09-19 |
CN103782377A (zh) | 2014-05-07 |
CN103782377B (zh) | 2017-05-03 |
KR20140059297A (ko) | 2014-05-15 |
US8841168B2 (en) | 2014-09-23 |
EP2754169A1 (en) | 2014-07-16 |
JP5905104B2 (ja) | 2016-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112014005202A2 (pt) | método de alívio de soldagem e dispositivo semicondutor que emprega o mesmo | |
EP2779237A3 (en) | A chip arrangement and a method for manufacturing a chip arrangement | |
EP3483932A3 (en) | Ground via clustering for crosstalk mitigation | |
WO2017106575A3 (en) | Integrated circuit containing does of ncem-enabled fill cells | |
TW201712845A (en) | Electronic device | |
TW201613066A (en) | Package-on-package options with multiple layer 3-D stacking | |
EP3940774A3 (en) | Stacked multi-chip integrated circuit package | |
RU2015119029A (ru) | Светоизлучающее устройство | |
EP3093877A3 (en) | Semiconductor package and fabrication method thereof | |
EP3018719A3 (en) | Solar cell and method for manufacturing the same | |
TW200709456A (en) | Semiconductor chip package and application device thereof | |
WO2010059333A3 (en) | Semiconductor die structures for wafer-level chipscale packaging of power devices, packages and systems for using the same, and methods of making the same | |
CL2016002740A1 (es) | Uniones para la metalización de celdas solares | |
EP2960937A3 (fr) | Circuit integre comportant un dissipateur de chaleur | |
SG11201907932UA (en) | Semiconductor memory device | |
SG10201805091VA (en) | Semiconductor package and method of manufacturing the same | |
JP2018093221A5 (pt) | ||
JP2017108130A5 (pt) | ||
EP2966695A3 (en) | Solar cell | |
MY185700A (en) | In-cell bypass diode | |
GB2532869A (en) | Semiconductor die and package jigsaw submount | |
BR112015002306A2 (pt) | dispositivo, sistema, e método para montar um dispositivo | |
EP2763193A3 (en) | Light emitting device | |
MY181929A (en) | Socket for semiconductor chip test and method of manufacturing the same | |
BR102012018139A2 (pt) | Pacote flip chip de dupla face |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B06F | Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette] | ||
B08F | Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette] |
Free format text: REFERENTE A 7A ANUIDADE. |
|
B08K | Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette] |
Free format text: EM VIRTUDE DO ARQUIVAMENTO PUBLICADO NA RPI 2531 DE 09-07-2019 E CONSIDERANDO AUSENCIA DE MANIFESTACAO DENTRO DOS PRAZOS LEGAIS, INFORMO QUE CABE SER MANTIDO O ARQUIVAMENTO DO PEDIDO DE PATENTE, CONFORME O DISPOSTO NO ARTIGO 12, DA RESOLUCAO 113/2013. |