ATE478545T1 - Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür - Google Patents

Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür

Info

Publication number
ATE478545T1
ATE478545T1 AT05795096T AT05795096T ATE478545T1 AT E478545 T1 ATE478545 T1 AT E478545T1 AT 05795096 T AT05795096 T AT 05795096T AT 05795096 T AT05795096 T AT 05795096T AT E478545 T1 ATE478545 T1 AT E478545T1
Authority
AT
Austria
Prior art keywords
chip
electronic component
type electronic
sintered plate
production method
Prior art date
Application number
AT05795096T
Other languages
English (en)
Inventor
Osamu Chikagawa
Norio Sakai
Original Assignee
Murata Manufacturing Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co filed Critical Murata Manufacturing Co
Application granted granted Critical
Publication of ATE478545T1 publication Critical patent/ATE478545T1/de

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/186—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4061—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in inorganic insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49133—Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49163—Manufacturing circuit on or in base with sintering of base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Capacitors (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
AT05795096T 2004-10-29 2005-10-20 Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür ATE478545T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004317313 2004-10-29
PCT/JP2005/019286 WO2006046461A1 (ja) 2004-10-29 2005-10-20 チップ型電子部品を内蔵した多層基板及びその製造方法

Publications (1)

Publication Number Publication Date
ATE478545T1 true ATE478545T1 (de) 2010-09-15

Family

ID=36227701

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05795096T ATE478545T1 (de) 2004-10-29 2005-10-20 Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür

Country Status (8)

Country Link
US (2) US7750247B2 (de)
EP (1) EP1806957B1 (de)
JP (1) JP4254860B2 (de)
KR (1) KR100837147B1 (de)
CN (1) CN1906986B (de)
AT (1) ATE478545T1 (de)
DE (1) DE602005023039D1 (de)
WO (1) WO2006046461A1 (de)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006046554A1 (ja) * 2004-10-29 2006-05-04 Murata Manufacturing Co., Ltd. セラミック多層基板及びその製造方法
US7342308B2 (en) * 2005-12-20 2008-03-11 Atmel Corporation Component stacking for integrated circuit electronic package
US8623737B2 (en) * 2006-03-31 2014-01-07 Intel Corporation Sol-gel and mask patterning for thin-film capacitor fabrication, thin-film capacitors fabricated thereby, and systems containing same
JP4938018B2 (ja) * 2006-09-06 2012-05-23 株式会社トクヤマ セラミック基板の製造方法、および、セラミック基板
JP2009147115A (ja) * 2007-12-14 2009-07-02 Rohm Co Ltd モジュール基板
JP2009295828A (ja) * 2008-06-06 2009-12-17 Panasonic Corp 電子部品
DE102008036837A1 (de) * 2008-08-07 2010-02-18 Epcos Ag Sensorvorrichtung und Verfahren zur Herstellung
JP2010183042A (ja) * 2009-02-09 2010-08-19 Sony Corp 配線基板
US20100276188A1 (en) * 2009-05-04 2010-11-04 Russell James V Method and apparatus for improving power gain and loss for interconect configurations
SG10201405623QA (en) * 2009-09-15 2014-11-27 R&D Circuits Inc Embedded components in interposer board for improving power gain (distribution) and power loss (dissipation) in interconnect configuration
CN102986314B (zh) * 2010-07-06 2016-10-12 株式会社藤仓 层叠配线基板及其制造方法
US9241408B2 (en) * 2010-12-28 2016-01-19 Murata Manufacturing Co., Ltd. Electronic component
US8674235B2 (en) 2011-06-06 2014-03-18 Intel Corporation Microelectronic substrate for alternate package functionality
US20130044448A1 (en) * 2011-08-18 2013-02-21 Biotronik Se & Co. Kg Method for Mounting a Component to an Electric Circuit Board, Electric Circuit Board and Electric Circuit Board Arrangement
JP5715009B2 (ja) 2011-08-31 2015-05-07 日本特殊陶業株式会社 部品内蔵配線基板及びその製造方法
DE102011088256A1 (de) * 2011-12-12 2013-06-13 Zf Friedrichshafen Ag Multilayer-Leiterplatte sowie Anordnung mit einer solchen
KR20130097481A (ko) * 2012-02-24 2013-09-03 삼성전자주식회사 인쇄회로기판(ｐｃｂ) 및 그 ｐｃｂ를 포함한 메모리 모듈
US20130229777A1 (en) * 2012-03-01 2013-09-05 Infineon Technologies Ag Chip arrangements and methods for forming a chip arrangement
JP5285819B1 (ja) * 2012-11-07 2013-09-11 太陽誘電株式会社 電子回路モジュール
JP6136061B2 (ja) * 2012-12-13 2017-05-31 株式会社村田製作所 半導体装置
JP2014192321A (ja) * 2013-03-27 2014-10-06 Ibiden Co Ltd 電子部品内蔵配線板およびその製造方法
US9190389B2 (en) 2013-07-26 2015-11-17 Infineon Technologies Ag Chip package with passives
US9070568B2 (en) * 2013-07-26 2015-06-30 Infineon Technologies Ag Chip package with embedded passive component
CN205266048U (zh) * 2014-04-10 2016-05-25 株式会社村田制作所 元器件内置基板
DE102014112678A1 (de) 2014-09-03 2016-03-03 Epcos Ag Elektrisches Bauelement, Bauelementanordnung und Verfahren zur Herstellung eines elektrischen Bauelements sowie einer Bauelementanordnung
EP3192097B1 (de) * 2014-09-09 2019-11-06 CeramTec GmbH Mehrlagenkühler
US10062838B2 (en) 2015-03-31 2018-08-28 Taiwan Semiconductor Manufacturing Company, Ltd. Co-fired passive integrated circuit devices
JP6423313B2 (ja) * 2015-05-26 2018-11-14 新光電気工業株式会社 電子部品内蔵基板及びその製造方法と電子装置
JP2017028024A (ja) * 2015-07-17 2017-02-02 富士通株式会社 部品搭載基板、部品内蔵基板、部品搭載基板の製造方法および部品内蔵基板の製造方法
JP7019946B2 (ja) * 2016-12-05 2022-02-16 株式会社村田製作所 積層コンデンサ内蔵基板
US11375619B2 (en) 2019-09-24 2022-06-28 Hongqisheng Precision Electronics (Qinhuangdao) Co., Ltd. Method for manufacturing a packaging structure
WO2021146284A1 (en) 2020-01-17 2021-07-22 Kemet Electronics Corporation Structural lead frame
CN114762105A (zh) 2020-01-17 2022-07-15 凯米特电子公司 用于高密度电子器件的部件组件和嵌入
CN218587412U (zh) * 2020-04-07 2023-03-07 株式会社村田制作所 多层基板
TWI731745B (zh) * 2020-07-15 2021-06-21 欣興電子股份有限公司 內埋式元件結構及其製造方法
US20220279655A1 (en) * 2020-11-10 2022-09-01 HongQiSheng Precision Electronics (QinHuangDao) Co.,Ltd. Packaging structure

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0632378B2 (ja) 1985-06-14 1994-04-27 株式会社村田製作所 電子部品内蔵多層セラミック基板
GB2197540B (en) * 1986-11-12 1991-04-17 Murata Manufacturing Co A circuit structure.
JPH11220261A (ja) * 1998-02-02 1999-08-10 Sumitomo Metal Electronics Devices Inc コンデンサ内蔵セラミック多層基板
JP2000151104A (ja) 1998-11-11 2000-05-30 Sony Corp 多層基板
US6470545B1 (en) 1999-09-15 2002-10-29 National Semiconductor Corporation Method of making an embedded green multi-layer ceramic chip capacitor in a low-temperature co-fired ceramic (LTCC) substrate
JP3472523B2 (ja) 2000-02-29 2003-12-02 京セラ株式会社 電気素子内蔵配線基板
US6570469B2 (en) * 2000-06-27 2003-05-27 Matsushita Electric Industrial Co., Ltd. Multilayer ceramic device including two ceramic layers with multilayer circuit patterns that can support semiconductor and saw chips
JP3593964B2 (ja) 2000-09-07 2004-11-24 株式会社村田製作所 多層セラミック基板およびその製造方法
JP3669255B2 (ja) * 2000-09-19 2005-07-06 株式会社村田製作所 セラミック多層基板の製造方法および未焼成セラミック積層体
JP4903320B2 (ja) * 2001-07-27 2012-03-28 京セラ株式会社 電子素子付配線基板の製造方法
JP4530605B2 (ja) * 2002-02-25 2010-08-25 京セラ株式会社 コンデンサ素子内蔵多層配線基板
JP4089273B2 (ja) 2002-04-18 2008-05-28 ソニー株式会社 部品内蔵基板の製造方法
JP3961362B2 (ja) 2002-07-22 2007-08-22 京セラ株式会社 電子素子内蔵多層配線基板
US6686665B1 (en) * 2002-09-04 2004-02-03 Zeevo, Inc. Solder pad structure for low temperature co-fired ceramic package and method for making the same
JP4279090B2 (ja) 2003-08-27 2009-06-17 大日本印刷株式会社 部品内蔵配線板の製造方法、部品内蔵配線板
KR100506731B1 (ko) * 2002-12-24 2005-08-08 삼성전기주식회사 저온 소성 유전체 조성물, 적층 세라믹 커패시터 및세라믹 전자부품
JP2004296574A (ja) 2003-03-26 2004-10-21 Kyocera Corp 電子素子内蔵多層配線基板
KR100598275B1 (ko) * 2004-09-15 2006-07-10 삼성전기주식회사 수동소자 내장형 인쇄회로기판 및 그 제조 방법

Also Published As

Publication number Publication date
EP1806957B1 (de) 2010-08-18
DE602005023039D1 (de) 2010-09-30
US8720050B2 (en) 2014-05-13
JPWO2006046461A1 (ja) 2008-05-22
US20100212152A1 (en) 2010-08-26
KR100837147B1 (ko) 2008-06-11
CN1906986A (zh) 2007-01-31
JP4254860B2 (ja) 2009-04-15
US7750247B2 (en) 2010-07-06
EP1806957A1 (de) 2007-07-11
US20070158101A1 (en) 2007-07-12
EP1806957A4 (de) 2008-12-31
CN1906986B (zh) 2010-05-12
WO2006046461A1 (ja) 2006-05-04
KR20070041421A (ko) 2007-04-18

Similar Documents

Publication Publication Date Title
ATE478545T1 (de) Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür
TW200642554A (en) Multilayer circuit board with embedded components and method of manufacture
JP2006253649A (ja) 基板内蔵用積層型チップキャパシタ及びこれを具備する印刷回路基板。
EP1951015A4 (de) Leiterplatte und verfahren zur herstellung einer leiterplatte
EP1581035A3 (de) Mehrschichtiges Keramiksubstrat und Verfahren zu dessen Herstellung
EP1225629A3 (de) Modul mit Einbaukomponente und seine Herstellungsmethode
TW200509368A (en) Circuit module and manufacturing method thereof
JP2005517287A5 (de)
EP1484952A4 (de) Mehrschichtige leiterplatte, basis für eine mehrschchtige leiterplatte, gedruckte leiterplatte und verfahren zu ihrer herstellung
EP1739747A3 (de) Halbleiterchip und Verfahren zur Herstellung
EP1592061A3 (de) Mehrlagensubstrat mit internen Komponenten
TW200624000A (en) Multilayer printed wiring board and method of manufacturing the same
EP1724832A3 (de) Mehrschichtiges Modul gebildet aus aufeinander gestapelten Modulen und dessen Herstellungsverfahren
ATE514320T1 (de) Mehrschichtiges keramiksubstrat, elektronische komponente und verfahren zur herstellung eines mehrschichtigen keramiksubstrats
TW200740311A (en) Capacitance laminate and printed circuit board apparatus and method
TW200420203A (en) Multilayer board and its manufacturing method
TW200704330A (en) Electronic board, method of manufacturing the same, and electronic device
WO2008111408A1 (ja) 多層配線基板及びその製造方法
EP1776002A4 (de) Hybrides elektronisches bauteil und verfahren zu seiner herstellung
TW200705483A (en) A multi layer electronic element and multi layer ceramic capacitor
CN107211548B (zh) 层叠电路基板的形成方法以及由此形成的层叠电路基板
TW200611620A (en) A manufacturing method of a multi-layer circuit board with embedded passive components
JP2008071963A (ja) 多層配線基板
TW200618707A (en) Multi-layer printed circuit board layout and manufacturing method thereof
KR101713640B1 (ko) 부품 내장 기판

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties